blob: c06b86ac7b3f6b08d7a667f8fd8ce21b4801c91e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc66.vhd,v 1.2 2001-10-26 16:29:58 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c04s03b01x02p07n01i00066ent IS
END c04s03b01x02p07n01i00066ent;
ARCHITECTURE c04s03b01x02p07n01i00066arch OF c04s03b01x02p07n01i00066ent IS
signal C1 : Boolean := true; -- No_failure_here
signal C2 : bit := '0'; -- No_failure_here
signal C3 : integer := 123; -- No_failure_here
signal C4 : positive := 34; -- No_failure_here
signal C5 : natural := 12; -- No_failure_here
signal C6 : real := 1.20; -- No_failure_here
signal C7 : character := 'C'; -- No_failure_here
signal C8 : time := 0 ns; -- No_failure_here
signal INDEX : INTEGER range 0 to 99 := 0; -- No_failure_here
BEGIN
TESTING: PROCESS
BEGIN
assert NOT( C1 = true and
C2 = '0' and
C3 = 123 and
C4 = 34 and
C5 = 12 and
C6 = 1.20 and
C7 = 'C' and
C8 = 0 ns and
INDEX = 0 )
report "***PASSED TEST: c04s03b01x02p07n01i00066"
severity NOTE;
assert ( C1 = true and
C2 = '0' and
C3 = 123 and
C4 = 34 and
C5 = 12 and
C6 = 1.20 and
C7 = 'C' and
C8 = 0 ns and
INDEX = 0 )
report "***FAILED TEST: c04s03b01x02p07n01i00066 - Signal expression must be as the same type as the signal."
severity ERROR;
wait;
END PROCESS TESTING;
END c04s03b01x02p07n01i00066arch;
|
