summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc350.vhd
blob: 187335429fa253df44659d170234077eedfc4563 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc350.vhd,v 1.2 2001-10-26 16:29:53 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c03s02b01x01p01n01i00350ent IS
END c03s02b01x01p01n01i00350ent;

ARCHITECTURE c03s02b01x01p01n01i00350arch OF c03s02b01x01p01n01i00350ent IS

BEGIN
  TESTING: PROCESS
    variable    V1 :    STRING(1 to 20);
    subtype    ST is    STRING(1 to 10);
    variable    V2 :    ST;
  BEGIN
    assert V1'LEFT    = 1;
    assert V1'RIGHT = 20;
    assert ST'LEFT    = 1;
    assert ST'RIGHT = 10;
    assert V2'LEFT    = 1;
    assert V2'RIGHT = 10;
    assert NOT(     V1'LEFT  = 1    and
                    V1'RIGHT = 20   and
                    ST'LEFT  = 1   and
                    ST'RIGHT = 10   and
                    V2'LEFT  = 1   and
                    V2'RIGHT = 10   )
      report "***PASSED TEST: c03s02b01x01p01n01i00350"
      severity NOTE;
    assert (     V1'LEFT  = 1    and
                 V1'RIGHT = 20   and
                 ST'LEFT  = 1   and
                 ST'RIGHT = 10   and
                 V2'LEFT  = 1   and
                 V2'RIGHT = 10   )
      report "***FAILED TEST: c03s02b01x01p01n01i00350 - Index constraint test failed."
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c03s02b01x01p01n01i00350arch;