summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc3159.vhd
blob: 3aca948a6a18fffd9d30bf44dbd0838ac50bc79c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc3159.vhd,v 1.2 2001-10-26 16:29:52 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c05s03b00x00p16n01i03159ent IS
END c05s03b00x00p16n01i03159ent;

ARCHITECTURE c05s03b00x00p16n01i03159arch OF c05s03b00x00p16n01i03159ent IS

begin
  L : block
    -- Define resolution function for SIG:
    function RESFUNC( S : BIT_VECTOR ) return BIT is
    begin
      for I in S'RANGE loop
        if (S(I) = '1') then
          return '1';
        end if;
      end loop;
      return '0';
    end RESFUNC;

    -- Define the signal.
    subtype RBIT is RESFUNC BIT;
    signal SIG : RBIT bus;

    -- Use the implicit disconnect specification here.

    -- Define the GUARD signal.
    signal GUARD : BOOLEAN := FALSE;
  BEGIN

    -- Define the guarded signal assignment.
    L1: block
    begin
      SIG <= guarded '1';
    end block L1;


    TESTING: PROCESS
      variable ShouldBeTime : TIME;
    BEGIN
      -- 1. Turn on the GUARD, verify that SIG gets toggled.
      GUARD <= TRUE;
      ShouldBeTime := NOW;
      wait on SIG;
      assert( SIG = '1' ) severity FAILURE;
      assert( ShouldBeTime = NOW ) severity FAILURE;
      
      -- 2. Turn off the GUARD, verify that SIG gets turned OFF.
      GUARD <= FALSE;
      ShouldBeTime := NOW;
      wait on SIG;
      assert( SIG = '0' ) severity FAILURE;
      assert( ShouldBeTime = NOW ) severity FAILURE;

      assert NOT( SIG = '0' and ShouldBeTime = NOW )
        report "***PASSED TEST: c05s03b00x00p16n01i03159"
        severity NOTE;
      assert ( SIG = '0' and ShouldBeTime = NOW )
        report "***FAILED TEST: c05s03b00x00p16n01i03159 - Default disconnect specification test failed."
        severity ERROR;
      
      -- Define a second driver for SIG, just for kicks.
      -- Should never get invoked.  Not have an effect on the value.
      SIG <= '0' after 10 ns;
      wait;
    END PROCESS TESTING;
  end block L;

END c05s03b00x00p16n01i03159arch;