summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc3032.vhd
blob: 6784ea967587631419848fdb8d007cc348ae460f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc3032.vhd,v 1.2 2001-10-26 16:29:50 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c12s02b01x00p01n02i03032ent IS
END c12s02b01x00p01n02i03032ent;

ARCHITECTURE c12s02b01x00p01n02i03032arch OF c12s02b01x00p01n02i03032ent IS
  subtype subi is integer range 1   to 10;
  subtype subr is real    range 1.0 to 10.0;
  subtype subb is bit     range '1' to '1';
  type c_a is array(integer range <>) of subi;

  signal s1, s2, s3 : c_a(1 to 3);
BEGIN
  -- test array generics
  bl1: block
    generic(gi : c_a(1 to 3));
    generic map (gi => (1,1,1));
    port   (s11 : OUT c_a(1 to 3));
    port map (s11 => s1);
  begin
    assert ((gi(1)=1) and (gi(2)=1) and (gi(3)=1))
      report "Generic array GI did not take on the correct low value of 1"
      severity failure;
    s11 <= gi;
  end block;
  bl2: block
    generic(gi : c_a(1 to 3));
    generic map (gi => (5,5,5));
    port   (s22 : OUT c_a(1 to 3));
    port map (s22 => s2);
  begin
    assert ((gi(1)=5) and (gi(2)=5) and (gi(3)=5))
      report "Generic array GI did not take on the correct middle value of 5"
      severity failure;
    s22 <= gi;
  end block;
  bl3: block
    generic(gi : c_a(1 to 3));
    generic map (gi => (10,10,10));
    port   (s33 : OUT c_a(1 to 3));
    port map (s33 => s3);
  begin
    assert ((gi(1)=10) and (gi(2)=10) and (gi(3)=10))
      report "Generic array GI did not take on the correct high value of 10"
      severity failure;
    s33 <= gi;
  end block;

  TESTING: PROCESS
  BEGIN
    wait for 5 ns;
    assert NOT( s1 = (1,1,1) and s2 = (5,5,5) and s3 = (10,10,10) )
      report "***PASSED TEST: c12s02b01x00p01n02i03032"
      severity NOTE;
    assert ( s1 = (1,1,1) and s2 = (5,5,5) and s3 = (10,10,10) )
      report "***FAILED TEST: c12s02b01x00p01n02i03032 - Generic constants does not conform to their subtype indication."
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c12s02b01x00p01n02i03032arch;