blob: a11725ba561a8a2ebe2f362a4e1cd27cf87530bc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc27.vhd,v 1.2 2001-10-26 16:29:49 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c04s02b00x00p10n04i00027ent IS
END c04s02b00x00p10n04i00027ent;
ARCHITECTURE c04s02b00x00p10n04i00027arch OF c04s02b00x00p10n04i00027ent IS
subtype s1 is integer range 1 to 10; -- No_failure_here
subtype s2 is integer range 10 downto 1; -- No_failure_here
-- the following are null ranges
subtype s3 is integer range 1 downto 10; -- No_failure_here
subtype s4 is integer range 10 to 1; -- No_failure_here
BEGIN
TESTING: PROCESS
variable k1 : s1 := 1;
variable k2 : s2 := 10;
variable k : integer := 0;
BEGIN
for i in s1 loop
if (i /= k1) then
k := 1;
end if;
if (k1 < 10) then
k1 := k1 + 1;
end if;
end loop;
for i in s2 loop
if (i /= k2) then
k := 1;
end if;
if (k2 > 1) then
k2 := k2 - 1;
end if;
end loop;
assert NOT( k=0 )
report "***PASSED TEST: c04s02b00x00p10n04i00027"
severity NOTE;
assert ( k=0 )
report "***FAILED TEST: c04s02b00x00p10n04i00027 - The direction of a discrete subtype is the same as the direction of its subtype indication."
severity ERROR;
wait;
END PROCESS TESTING;
END c04s02b00x00p10n04i00027arch;
|
