blob: 8c48162aaf579e9c4ab5f8ef2be087d3b2931304 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc2324.vhd,v 1.2 2001-10-26 16:29:47 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c07s02b07x00p01n01i02324ent IS
END c07s02b07x00p01n01i02324ent;
ARCHITECTURE c07s02b07x00p01n01i02324arch OF c07s02b07x00p01n01i02324ent IS
BEGIN
TESTING: PROCESS
-- Local declarations.
variable INTV1 : INTEGER;
variable INTV2 : INTEGER;
variable INTV3 : INTEGER;
variable INTV4 : INTEGER;
variable INTV5 : INTEGER;
variable INTV6 : INTEGER;
variable INTV7 : INTEGER;
variable INTV8 : INTEGER;
variable REALV1 : REAL;
variable REALV2 : REAL;
variable REALV3 : REAL;
variable REALV4 : REAL;
variable REALV5 : REAL;
variable REALV6 : REAL;
variable REALV7 : REAL;
variable REALV8 : REAL;
BEGIN
-- Test absolute value of integer literals and variables.
INTV1 := abs (-5);
assert (INTV1 = 5)
report "Assertion Violation(1)";
INTV2 := abs 5;
assert (INTV2 = 5)
report "Assertion Violation(2)";
INTV3 := abs 0;
assert (INTV3 = 0)
report "Assertion Violation(3)";
INTV4 := abs INTEGER'HIGH;
assert (INTV4 = INTEGER'HIGH)
report "Assertion Violation(4)";
INTV5 := -5;
INTV5 := abs INTV5;
assert (INTV5 = 5)
report "Assertion Violation(5)";
INTV6 := 5;
INTV6 := abs 5;
assert (INTV6 = 5)
report "Assertion Violation(6)";
INTV7 := 0;
INTV7 := abs 0;
assert (INTV7 = 0)
report "Assertion Violation(7)";
INTV8 := INTEGER'HIGH;
INTV8 := abs INTEGER'HIGH;
assert (INTV8 = INTEGER'HIGH)
report "Assertion Violation(8)";
-- Do the same for the predefined physical type TIME.
assert (abs (-5 ns) = 5 ns)
report "Assertion Violation(9)";
assert (abs 5 ns = 5 ns)
report "Assertion Violation(10)";
assert (abs 0 fs = 0 fs)
report "Assertion Violation(11)";
assert (abs TIME'HIGH = TIME'HIGH)
report "Assertion Violation(12)";
-- Test absolute value of real literals and variables.
REALV1 := abs (-5.0);
assert (REALV1 = 5.0)
report "Assertion Violation(13)";
REALV2 := abs 5.0;
assert (REALV2 = 5.0)
report "Assertion Violation(14)";
REALV3 := abs 0.0;
assert (REALV3 = 0.0)
report "Assertion Violation(15)";
REALV4 := abs REAL'HIGH;
assert (REALV4 = REAL'HIGH)
report "Assertion Violation(16)";
REALV5 := -5.0;
REALV5 := abs REALV5;
assert (REALV5 = 5.0)
report "Assertion Violation(17)";
REALV6 := 5.0;
REALV6 := abs 5.0;
assert (REALV6 = 5.0)
report "Assertion Violation(18)";
REALV7 := 0.0;
REALV7 := abs 0.0;
assert (REALV7 = 0.0)
report "Assertion Violation(19)";
REALV8 := REAL'HIGH;
REALV8 := abs REAL'HIGH;
assert (REALV8 = REAL'HIGH)
report "Assertion Violation(20)";
wait for 5 ns;
assert NOT( (INTV1 = 5) and
(INTV2 = 5) and
(INTV3 = 0) and
(INTV4 = INTEGER'HIGH) and
(INTV5 = 5) and
(INTV6 = 5) and
(INTV7 = 0) and
(INTV8 = INTEGER'HIGH) and
(abs (-5 ns) = 5 ns) and
(abs 5 ns = 5 ns) and
(abs 0 fs = 0 fs) and
(abs TIME'HIGH = TIME'HIGH) and
(REALV1 = 5.0) and
(REALV2 = 5.0) and
(REALV3 = 0.0) and
(REALV4 = REAL'HIGH) and
(REALV5 = 5.0) and
(REALV6 = 5.0) and
(REALV7 = 0.0) and
(REALV8 = REAL'HIGH) )
report "***PASSED TEST: c07s02b07x00p01n01i02324"
severity NOTE;
assert ( (INTV1 = 5) and
(INTV2 = 5) and
(INTV3 = 0) and
(INTV4 = INTEGER'HIGH) and
(INTV5 = 5) and
(INTV6 = 5) and
(INTV7 = 0) and
(INTV8 = INTEGER'HIGH) and
(abs (-5 ns) = 5 ns) and
(abs 5 ns = 5 ns) and
(abs 0 fs = 0 fs) and
(abs TIME'HIGH = TIME'HIGH) and
(REALV1 = 5.0) and
(REALV2 = 5.0) and
(REALV3 = 0.0) and
(REALV4 = REAL'HIGH) and
(REALV5 = 5.0) and
(REALV6 = 5.0) and
(REALV7 = 0.0) and
(REALV8 = REAL'HIGH) )
report "***FAILED TEST: c07s02b07x00p01n01i02324 - Unary operator abs for any numeric type test failed."
severity ERROR;
wait;
END PROCESS TESTING;
END c07s02b07x00p01n01i02324arch;
|
