summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc176.vhd
blob: f7f746bbde9625dcc581bf11ac63820f2e9753a6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc176.vhd,v 1.2 2001-10-26 16:29:43 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c04s03b03x01p03n02i00176ent IS
END c04s03b03x01p03n02i00176ent;

ARCHITECTURE c04s03b03x01p03n02i00176arch OF c04s03b03x01p03n02i00176ent IS

BEGIN
  TESTING: PROCESS
    variable REAL_NUMBER: BIT_VECTOR(0 to 31);
    alias    SIGN:        bit          is REAL_NUMBER(0);
    alias    MANTISSA:    BIT_VECTOR(23 downto 0)    is REAL_NUMBER(8 to 31);
    alias    EXPONENT:    BIT_VECTOR(1 to 7)    is REAL_NUMBER(1 to 7);
  BEGIN
    REAL_NUMBER := "00011011000110111110010011100100";
    wait for 10 ns;
    assert NOT(   SIGN   = '0'         and
                  MANTISSA= "000110111110010011100100"and
                  EXPONENT= "0011011"   )
      report "***PASSED TEST:c04s03b03x01p03n02i00176" 
      severity NOTE;
    assert (   SIGN   = '0'         and
               MANTISSA= "000110111110010011100100"and
               EXPONENT= "0011011"   )
      report "***FAILED TEST: c04s03b03x01p03n02i00176 - A single dimensional array test failed."
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c04s03b03x01p03n02i00176arch;