summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc1732.vhd
blob: 4ee5378076df5bb43446296f11b55d059e1a5225 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1732.vhd,v 1.2 2001-10-26 16:29:43 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c09s03b00x00p14n01i01732ent IS
END c09s03b00x00p14n01i01732ent;

ARCHITECTURE c09s03b00x00p14n01i01732arch OF c09s03b00x00p14n01i01732ent IS
  signal    s1 : bit;
  signal    s2 : integer;
  signal    s3 : integer;

  procedure unguarded_proc (where : in integer; signal here : out integer) is
  begin
    if where = 1 then
      here <= 5;
    else
      here <= 6;
    end if;
  end;

BEGIN
  s3   <= 1 after 20 ns;

  block_label1 : BLOCK ( s1 = '1' )
  begin
    unguarded_proc (s3,s2);
  end block block_label1;

  TESTING: PROCESS(s2)
  BEGIN
    if (now > 1 ns) then
      assert NOT( s2=5 )
        report "***PASSED TEST: c09s03b00x00p14n01i01732"
        severity NOTE;
      assert ( s2=5 )
        report "***FAILED TEST: c09s03b00x00p14n01i01732 - The value of an implicitly declared signal GUARD has no effect on evaluation of a concurrent procedure call."
        severity ERROR;
    end if;
  END PROCESS TESTING;

END c09s03b00x00p14n01i01732arch;