summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc1318.vhd
blob: 6aaa5e444679292c7282dd2ba19d7bcee766ace9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1318.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c08s04b00x00p07n01i01318ent IS
END c08s04b00x00p07n01i01318ent;

ARCHITECTURE c08s04b00x00p07n01i01318arch OF c08s04b00x00p07n01i01318ent IS
  signal s1, s2 : CHARACTER := NUL;
BEGIN
  TESTING: PROCESS
    type       AT is array (INTEGER range <>) of CHARACTER;
    variable    av : AT(0 to 1) := ('1', '2');
  BEGIN
    assert s1 = NUL;
    assert s2 = NUL;
    (s1, s2) <= av;
    wait on s1;
    assert s1 = '1';
    assert s2 = '2'; 
    assert NOT( s1 = '1' and s2 = '2' )
      report "***PASSED TEST: c08s04b00x00p07n01i01318" 
      severity NOTE;
    assert ( s1 = '1' and s2 = '2' )
      report "***FAILED TEST: c08s04b00x00p07n01i01318 - Aggregate (array type) signal assignment test failed."
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c08s04b00x00p07n01i01318arch;