blob: 45741925eba13bc0049a219e8383b9813d41f22b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_06_tovec-b.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
architecture behavioral of to_vector is
begin
behavior : process (r) is
variable temp : integer range -2**15 to 2**15 - 1;
variable negative : boolean;
variable result : std_ulogic_vector(vec'range);
begin
-- scale to [-2**15, +2**15) and convert to integer
if r * real(2**15) < real(-2**15) then
temp := -2**15;
elsif r * real(2**15) >= real(2**15 - 1) then
temp := 2**15 - 1;
else
temp := integer(r * real(2**15));
end if;
negative := temp < 0;
if negative then
temp := -(temp + 1);
end if;
result := (others => '0');
for index in result'reverse_range loop
result(index) := to_X01(bit'val(temp rem 2));
temp := temp / 2;
exit when temp = 0;
end loop;
if negative then
result := not result;
result(result'left) := '1';
end if;
vec <= result;
end process behavior;
end architecture behavioral;
|