1 2 3 4 5 6 7 8 9 10 11 12 13 14
#! /bin/sh . ../../testenv.sh analyze_failure xilname.vhdl analyze -frelaxed-rules xilname.vhdl analyze aggr.vhdl elab_simulate tb clean echo "Test successful"