1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
|
-- Nodes recognizer for ieee.std_logic_1164.
-- Copyright (C) 2002, 2003, 2004, 2005 Tristan Gingold
--
-- GHDL is free software; you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation; either version 2, or (at your option) any later
-- version.
--
-- GHDL is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with GHDL; see the file COPYING. If not, write to the Free
-- Software Foundation, 59 Temple Place - Suite 330, Boston, MA
-- 02111-1307, USA.
with Types; use Types;
with Std_Names; use Std_Names;
with Errorout; use Errorout;
with Std_Package;
package body Ieee.Std_Logic_1164 is
function Skip_Implicit (Decl : Iir) return Iir
is
Res : Iir;
begin
Res := Decl;
loop
exit when Res = Null_Iir;
exit when Get_Kind (Res) /= Iir_Kind_Implicit_Function_Declaration;
Res := Get_Chain (Res);
end loop;
return Res;
end Skip_Implicit;
procedure Extract_Declarations (Pkg : Iir_Package_Declaration)
is
Error : exception;
Decl : Iir;
Def : Iir;
begin
Std_Logic_1164_Pkg := Pkg;
Decl := Get_Declaration_Chain (Pkg);
-- Skip a potential copyright constant.
if Decl /= Null_Iir
and then Get_Kind (Decl) = Iir_Kind_Constant_Declaration
and then (Get_Base_Type (Get_Type (Decl))
= Std_Package.String_Type_Definition)
then
Decl := Get_Chain (Decl);
end if;
-- The first declaration should be type std_ulogic.
if Decl = Null_Iir
or else Get_Kind (Decl) /= Iir_Kind_Type_Declaration
or else Get_Identifier (Decl) /= Name_Std_Ulogic
then
raise Error;
end if;
Def := Get_Type (Decl);
if Get_Kind (Def) /= Iir_Kind_Enumeration_Type_Definition then
raise Error;
end if;
Std_Ulogic_Type := Def;
-- The second declaration should be std_ulogic_vector.
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
if Decl = Null_Iir
or else Get_Kind (Decl) /= Iir_Kind_Type_Declaration
or else Get_Identifier (Decl) /= Name_Std_Ulogic_Vector
then
raise Error;
end if;
Def := Get_Type (Decl);
if Get_Kind (Def) /= Iir_Kind_Array_Type_Definition then
raise Error;
end if;
Std_Ulogic_Vector_Type := Def;
-- The third declaration should be resolved.
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
if Decl = Null_Iir
or else Get_Kind (Decl) /= Iir_Kind_Function_Declaration
then
-- FIXME: check name ?
raise Error;
end if;
Resolved := Decl;
-- The fourth declaration should be std_logic.
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
if Decl = Null_Iir
or else Get_Kind (Decl) /= Iir_Kind_Subtype_Declaration
or else Get_Identifier (Decl) /= Name_Std_Logic
then
raise Error;
end if;
Def := Get_Type (Decl);
if Get_Kind (Def) /= Iir_Kind_Enumeration_Subtype_Definition then
raise Error;
end if;
Std_Logic_Type := Def;
-- The fifth declaration should be std_logic_vector.
Decl := Get_Chain (Decl);
Decl := Skip_Implicit (Decl);
if Decl = Null_Iir
or else Get_Kind (Decl) /= Iir_Kind_Type_Declaration
or else Get_Identifier (Decl) /= Name_Std_Logic_Vector
then
raise Error;
end if;
Def := Get_Type (Decl);
if Get_Kind (Def) /= Iir_Kind_Array_Type_Definition then
raise Error;
end if;
Std_Logic_Vector_Type := Def;
-- Skip any declarations but functions.
loop
Decl := Get_Chain (Decl);
exit when Decl = Null_Iir;
if Get_Kind (Decl) = Iir_Kind_Function_Declaration then
if Get_Identifier (Decl) = Name_Rising_Edge then
Rising_Edge := Decl;
elsif Get_Identifier (Decl) = Name_Falling_Edge then
Falling_Edge := Decl;
end if;
end if;
end loop;
-- Since rising_edge and falling_edge do not read activity of its
-- parameter, clear the flag to allow more optimizations.
if Rising_Edge /= Null_Iir then
Set_Has_Active_Flag
(Get_Interface_Declaration_Chain (Rising_Edge), False);
else
raise Error;
end if;
if Falling_Edge /= Null_Iir then
Set_Has_Active_Flag
(Get_Interface_Declaration_Chain (Falling_Edge), False);
else
raise Error;
end if;
exception
when Error =>
Error_Msg_Sem ("package ieee.std_logic_1164 is ill-formed", Pkg);
-- Clear all definitions.
Std_Logic_1164_Pkg := Null_Iir;
Std_Ulogic_Type := Null_Iir;
Std_Ulogic_Vector_Type := Null_Iir;
Std_Logic_Type := Null_Iir;
Std_Logic_Vector_Type := Null_Iir;
Rising_Edge := Null_Iir;
Falling_Edge := Null_Iir;
end Extract_Declarations;
end Ieee.Std_Logic_1164;
|
