index
:
ghdl/.git
master
VHDL 2008/93/87 simulator
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
translate
/
trans_analyzes.adb
Age
Commit message (
Collapse
)
Author
2016-01-16
Add support for conditional assignments.
Tristan Gingold
2014-11-05
Move translate and simulate.
Tristan Gingold