index
:
ghdl/.git
master
VHDL 2008/93/87 simulator
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
translate
/
trans-chap8.adb
Age
Commit message (
Expand
)
Author
2016-01-16
Add support for conditional assignments.
Tristan Gingold
2016-01-06
if/else: add debug line for elsif part.
Tristan Gingold
2015-12-18
Pass signal values to interfaces. 'sigptr' optimization.
Tristan Gingold
2015-09-26
Fix regression from states.
Tristan Gingold
2015-09-04
Suppress stack switching; save process state in secondary stack.
Tristan Gingold
2015-09-02
Translate: explicitly clean transient types.
Tristan Gingold
2015-08-29
Allow allocators in default value of subprograms
Tristan Gingold
2015-08-29
Replace fat accesses by bounds accesses
Tristan Gingold
2015-06-05
Rework procedure calls, now use a record to pass parameters.
Tristan Gingold
2015-05-20
Fix crash in assert translation for overflow literal.
Tristan Gingold
2015-05-20
Translation: handle individual association in function call.
Tristan Gingold
2015-05-19
Fix crash in translation of procedure individual association.
Tristan Gingold
2015-01-21
Translate: fix thinko for implicit conversion after conversion in assoc.
Tristan Gingold
2014-12-15
Use same node for implicit and explicit subprogram declarations.
Tristan Gingold
2014-11-27
translate: fix dichotomy upper bound.
Tristan Gingold
2014-11-09
Split translation into child packages.
Tristan Gingold
