index
:
ghdl/.git
master
VHDL 2008/93/87 simulator
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
nodes_meta.ads
Age
Commit message (
Expand
)
Author
2015-05-26
Rework of overload resolution in implicit conversions.
Tristan Gingold
2015-05-23
Preliminary work to support external names (parse, semantic)
Tristan Gingold
2015-05-16
Give priority to function calls without implicit conversion.
Tristan Gingold
2015-05-13
Change library format: now store file checksum instead of file time stamp.
Tristan Gingold
2015-05-12
Add context declaration and reference (vhdl 2008).
Tristan Gingold
2015-01-10
vhdl08: forbid simple block_specification for labeled if-generate statement.
Tristan Gingold
2015-01-03
Initial rework for vhdl 2008 generate statements.
Tristan Gingold
2014-12-30
vhdl 2008: handle sized bit strings.
Tristan Gingold
2014-12-29
Rework string literals: store literals position.
Tristan Gingold
2014-12-14
reduce size of enumeration_literal.
Tristan Gingold
2014-12-14
iirs: reduce size of interface objects.
Tristan Gingold
2014-12-14
iirs: reduce size of signal_declaration.
Tristan Gingold
2014-11-04
Create src/vhdl subdirectory.
Tristan Gingold