1 files changed, 59 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/subprograms/check_setup.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/subprograms/check_setup.vhd
new file mode 100644
index 0000000..3c93af7
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/subprograms/check_setup.vhd
@@ -0,0 +1,59 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity check_setup is
+end entity check_setup;
+
+
+
+architecture test of check_setup is
+
+  -- code from book
+
+  procedure check_setup ( signal data, clock : in bit;
+                          constant Tsu : in time ) is
+  begin
+    if clock'event and clock = '1' then
+      assert data'last_event >= Tsu
+        report "setup time violation" severity error;
+    end if;
+  end procedure check_setup;
+
+  -- end code from book
+
+  signal ready, phi2 : bit := '0';
+  constant Tsu_rdy_clk : delay_length := 4 ns;
+
+begin
+
+  -- code from book (in text)
+
+  check_ready_setup : check_setup ( data => ready, clock => phi2,
+                                    Tsu => Tsu_rdy_clk );
+
+  -- end code from book
+
+  clock_gen : phi2 <= '1' after 10 ns, '0' after 20 ns when phi2 = '0';
+
+  stimulus : ready <= '1' after 4 ns,
+                      '0' after 56 ns,
+                      '1' after 87 ns,
+                      '0' after 130 ns;
+
+end architecture test;