1 files changed, 92 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_18.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_18.vhd
new file mode 100644
index 0000000..87917a5
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_18.vhd
@@ -0,0 +1,92 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity inline_18 is
+
+end entity inline_18;
+
+
+----------------------------------------------------------------
+
+
+architecture test of inline_18 is
+begin
+
+
+  process_5_a : process is
+
+    constant initial_value : natural := 10;
+    constant max_value : natural := 8;
+    constant current_character : character := 'A';
+    constant input_string : string := "012ABC";
+    constant free_memory : natural := 0;
+    constant low_water_limit : natural := 1024;
+    constant packet_length : natural := 0;
+    constant clock_pulse_width : delay_length := 10 ns;
+    constant min_clock_width : delay_length := 20 ns;
+    constant last_position : natural := 10;
+    constant first_position : natural := 5;
+    constant number_of_entries : natural := 0;
+
+  begin
+
+    -- code from book:
+
+    assert initial_value <= max_value;
+
+    --
+
+    assert initial_value <= max_value
+      report "initial value too large";
+
+    --
+
+    assert current_character >= '0' and current_character <= '9'
+      report "Input number " & input_string & " contains a non-digit";
+
+    --
+
+    assert free_memory >= low_water_limit
+      report "low on memory, about to start garbage collect"
+      severity note;
+
+    --
+
+    assert packet_length /= 0
+      report "empty network packet received"
+      severity warning;
+
+    --
+
+    assert clock_pulse_width >= min_clock_width
+      severity error;
+
+    --
+
+    assert (last_position - first_position + 1) = number_of_entries
+      report "inconsistency in buffer model"
+      severity failure;
+
+    -- end of code from book
+
+    wait;
+  end process process_5_a;
+
+
+end architecture test;