1 files changed, 87 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/inline_14.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/inline_14.vhd
new file mode 100644
index 0000000..359f880
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/inline_14.vhd
@@ -0,0 +1,87 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity inline_14 is
+
+end entity inline_14;
+
+
+----------------------------------------------------------------
+
+
+architecture test of inline_14 is
+
+  signal PC, functional_next_PC, equivalent_next_PC : integer := 0;
+
+begin
+
+
+  block_3_p : block is
+    port ( next_PC : out integer );
+    port map ( next_PC => functional_next_PC );
+  begin
+
+    -- code from book:
+
+    PC_incr : next_PC <= PC + 4 after 5 ns;
+
+    -- end of code from book
+
+  end block block_3_p;
+
+
+  ----------------
+
+
+  block_3_q : block is
+    port ( next_PC : out integer );
+    port map ( next_PC => equivalent_next_PC );
+  begin
+
+    -- code from book:
+
+    PC_incr : process is
+    begin
+      next_PC <= PC + 4 after 5 ns;
+      wait on PC;
+    end process PC_incr;
+
+    -- end of code from book
+
+  end block block_3_q;
+
+
+  ----------------
+
+
+  stimulus : process is
+  begin
+    for i in 1 to 10 loop
+      PC <= i after 20 ns;
+      wait for 20 ns;
+    end loop;
+    wait;
+  end process stimulus;
+
+  verifier :
+  assert functional_next_PC = equivalent_next_PC
+    report "Functional and equivalent models give different results";
+
+
+end architecture test;