1 files changed, 79 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/composite-data/inline_07a.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/composite-data/inline_07a.vhd
new file mode 100644
index 0000000..1a3daf3
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/composite-data/inline_07a.vhd
@@ -0,0 +1,79 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity inline_07a is
+
+end entity inline_07a;
+
+
+----------------------------------------------------------------
+
+
+library ieee_proposed;  use ieee_proposed.thermal_systems.all;
+
+architecture test of inline_07a is
+
+  -- code from book:
+
+  type A is array (1 to 4, 31 downto 0) of boolean;
+
+  nature B is array (1 to 10, 19 downto 0) of thermal;
+
+  -- end of code from book
+
+begin
+
+
+  process_1_i : process is
+
+    variable free_map : bit_vector(1 to 10) := "0011010110";
+    variable count : natural;
+
+  begin
+
+    -- code from book (just the conditions):
+
+    assert A'low(1) = 1;                       assert B'left(1) = 1;
+    assert A'high(2) = 31;                     assert B'right(2) = 0;
+
+--  assert A'reverse_range(2) is 0 to 31;      assert B'range(1) is 1 to 10;
+
+    assert A'length(2) = 32;                   assert B'length(1) = 10;
+
+    assert A'ascending(2) = false;             assert B'ascending(1) = true;
+
+    assert A'low = 1;                          assert A'length = 4;
+    assert B'high = 10;                        assert B'length = 10;
+
+  --
+
+    count := 0;
+    for index in free_map'range loop
+      if free_map(index) = '1' then
+        count := count + 1;
+      end if;
+    end loop;
+
+    -- end of code from book
+
+    wait;
+  end process process_1_i;
+
+
+end architecture test;