1 files changed, 60 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/timer.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/timer.vhd
new file mode 100644
index 0000000..8b151da
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/timer.vhd
@@ -0,0 +1,60 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+library ieee;  use ieee.std_logic_1164.all;
+library ieee_proposed;  use ieee_proposed.electrical_systems.all;
+                        
+entity timer is
+  port ( signal trigger_n, reset : in std_ulogic;  signal q : out std_ulogic;
+         terminal rc_ext : electrical );
+end entity timer;
+
+----------------------------------------------------------------
+
+architecture behavioral of timer is
+  
+  constant half_vdd : real := 2.5;
+  constant clamp_on_resistance : real := 0.01;
+  constant clamp_off_resistance : real := 10.0E6;
+  quantity v_rc_ext across i_clamp through rc_ext to electrical_ref;
+  signal q_n : std_ulogic := '1';
+        
+begin
+  
+  if q_n = '1' use
+    i_clamp == v_rc_ext / clamp_on_resistance;
+  else
+    i_clamp == v_rc_ext / clamp_off_resistance;
+  end use;
+        
+  timer_state : process ( trigger_n, reset, v_rc_ext'above(half_vdd) ) is
+  begin
+    if reset = '1' or reset = 'H' or v_rc_ext > half_vdd then
+      q <= '0';  q_n <= '1';
+    elsif trigger_n = '0' or trigger_n = 'L' then
+      q <= '1';  q_n <= '0';
+    end if;
+  end process timer_state;
+                
+  clamp_change : process ( q_n ) is
+  begin
+    break;
+  end process clamp_change;
+        
+end architecture behavioral;