1 files changed, 88 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/inline_17a.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/inline_17a.vhd
new file mode 100644
index 0000000..08dbf5d
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/analog-modeling/inline_17a.vhd
@@ -0,0 +1,88 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- code from book
+
+library ieee_proposed;  use ieee_proposed.electrical_systems.all;
+                        
+entity adc_with_ref is
+  port ( quantity v_in : in voltage;
+         signal d_out : out bit;
+         quantity v_ref : in voltage := 1.0 );
+end entity adc_with_ref;
+
+-- end code from book
+
+
+architecture signal_flow of adc_with_ref is
+begin
+end architecture signal_flow;
+
+
+
+library ieee_proposed;  use ieee_proposed.electrical_systems.all;
+                        
+entity inline_17a is
+
+end entity inline_17a;
+
+
+architecture test of inline_17a is
+
+begin
+
+  block_1 : block is
+
+    quantity sensor_in : voltage;
+    signal sensor_data_out : bit;
+
+  begin
+    
+    sensor_in == 5.0;
+
+    -- code from book
+
+    default_adc : entity work.adc_with_ref(signal_flow)
+      port map ( sensor_in, sensor_data_out );
+
+    -- end code from book
+
+  end block block_1;
+
+
+  block_2 : block is
+
+    quantity sensor_in : voltage;
+    signal sensor_data_out : bit;
+    constant v_supply : voltage := 10.0;
+
+  begin
+    
+    sensor_in == 5.0;
+
+    -- code from book
+
+    fixed_adc : entity work.adc_with_ref(signal_flow)
+      port map ( sensor_in, sensor_data_out, v_ref => v_supply / 2.0 );
+
+    -- end code from book
+
+  end block block_2;
+
+end architecture test;