1 files changed, 54 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc2214.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc2214.vhd
new file mode 100644
index 0000000..19a2fbd
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc2214.vhd
@@ -0,0 +1,54 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc2214.vhd,v 1.2 2001-10-26 16:30:16 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c07s02b06x00p01n01i02214ent IS
+END c07s02b06x00p01n01i02214ent;
+
+ARCHITECTURE c07s02b06x00p01n01i02214arch OF c07s02b06x00p01n01i02214ent IS
+
+BEGIN
+  TESTING: PROCESS
+    -- All different non-numeric type declarations.
+    -- enumerated types.
+    type    SWITCH_LEVEL is ('0', '1', 'X');
+    subtype LOGIC_SWITCH is SWITCH_LEVEL range '0' to '1';
+    
+    -- Local declarations.
+    variable LOGICV  : LOGIC_SWITCH := '0';
+    variable k    : integer;
+  BEGIN
+    k := LOGICV rem '0'; 
+    assert FALSE 
+      report "***FAILED TEST: c07s02b06x00p01n01i02214 - Operators mod and rem are predefined for any integer type only." 
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c07s02b06x00p01n01i02214arch;