diff options
Diffstat (limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc3102.vhd')
| -rw-r--r-- | testsuite/vests/vhdl-93/billowitch/compliant/tc3102.vhd | 101 |
1 files changed, 101 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc3102.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc3102.vhd new file mode 100644 index 0000000..0a32a18 --- /dev/null +++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc3102.vhd @@ -0,0 +1,101 @@ + +-- Copyright (C) 2001 Bill Billowitch. + +-- Some of the work to develop this test suite was done with Air Force +-- support. The Air Force and Bill Billowitch assume no +-- responsibilities for this software. + +-- This file is part of VESTs (Vhdl tESTs). + +-- VESTs is free software; you can redistribute it and/or modify it +-- under the terms of the GNU General Public License as published by the +-- Free Software Foundation; either version 2 of the License, or (at +-- your option) any later version. + +-- VESTs is distributed in the hope that it will be useful, but WITHOUT +-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License +-- for more details. + +-- You should have received a copy of the GNU General Public License +-- along with VESTs; if not, write to the Free Software Foundation, +-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA + +-- --------------------------------------------------------------------- +-- +-- $Id: tc3102.vhd,v 1.2 2001-10-26 16:29:51 paw Exp $ +-- $Revision: 1.2 $ +-- +-- --------------------------------------------------------------------- + +ENTITY c05s01b00x00p11n01i03102ent IS + ATTRIBUTE attr1 : INTEGER; +END c05s01b00x00p11n01i03102ent; + +ARCHITECTURE c05s01b00x00p11n01i03102arch OF c05s01b00x00p11n01i03102ent IS + SIGNAL s1,s2,s3 : BIT; + SIGNAL s4,s5 : INTEGER; + SIGNAL s6,s7 : STRING(1 TO 3); + + CONSTANT c1,c2,c3 : BIT := '0'; + CONSTANT c4,c5 : INTEGER := 1; + CONSTANT c6,c7 : STRING(1 TO 3) := "ABC"; + + ATTRIBUTE attr1 OF ALL : SIGNAL IS 20; + + ATTRIBUTE attr1 OF ALL : CONSTANT IS 101; +BEGIN + TESTING: PROCESS + BEGIN + ASSERT s1'attr1 = 20 REPORT "Bad value for s1'attr1" SEVERITY FAILURE; + ASSERT s2'attr1 = 20 REPORT "Bad value for s2'attr1" SEVERITY FAILURE; + ASSERT s3'attr1 = 20 REPORT "Bad value for s3'attr1" SEVERITY FAILURE; + ASSERT s4'attr1 = 20 REPORT "Bad value for s4'attr1" SEVERITY FAILURE; + ASSERT s5'attr1 = 20 REPORT "Bad value for s5'attr1" SEVERITY FAILURE; + ASSERT s6'attr1 = 20 REPORT "Bad value for s6'attr1" SEVERITY FAILURE; + ASSERT s7'attr1 = 20 REPORT "Bad value for s7'attr1" SEVERITY FAILURE; + + ASSERT c1'attr1 = 101 REPORT "Bad value for c1'attr1" SEVERITY FAILURE; + ASSERT c2'attr1 = 101 REPORT "Bad value for c2'attr1" SEVERITY FAILURE; + ASSERT c3'attr1 = 101 REPORT "Bad value for c3'attr1" SEVERITY FAILURE; + ASSERT c4'attr1 = 101 REPORT "Bad value for c4'attr1" SEVERITY FAILURE; + ASSERT c5'attr1 = 101 REPORT "Bad value for c5'attr1" SEVERITY FAILURE; + ASSERT c6'attr1 = 101 REPORT "Bad value for c6'attr1" SEVERITY FAILURE; + ASSERT c7'attr1 = 101 REPORT "Bad value for c7'attr1" SEVERITY FAILURE; + + assert NOT( s1'attr1 = 20 and + s2'attr1 = 20 and + s3'attr1 = 20 and + s4'attr1 = 20 and + s5'attr1 = 20 and + s6'attr1 = 20 and + s7'attr1 = 20 and + c1'attr1 = 101 and + c2'attr1 = 101 and + c3'attr1 = 101 and + c4'attr1 = 101 and + c5'attr1 = 101 and + c6'attr1 = 101 and + c7'attr1 = 101 ) + report "***PASSED TEST: c05s01b00x00p11n01i03102" + severity NOTE; + assert ( s1'attr1 = 20 and + s2'attr1 = 20 and + s3'attr1 = 20 and + s4'attr1 = 20 and + s5'attr1 = 20 and + s6'attr1 = 20 and + s7'attr1 = 20 and + c1'attr1 = 101 and + c2'attr1 = 101 and + c3'attr1 = 101 and + c4'attr1 = 101 and + c5'attr1 = 101 and + c6'attr1 = 101 and + c7'attr1 = 101 ) + report "***FAILED TEST: c05s01b00x00p11n01i03102 - Reserved work all as attribute specification test failed." + severity ERROR; + wait; + END PROCESS TESTING; + +END c05s01b00x00p11n01i03102arch; |