diff options
Diffstat (limited to 'testsuite/vests/vhdl-93/ashenden/compliant/ch_19_tb-src.vhd')
-rw-r--r-- | testsuite/vests/vhdl-93/ashenden/compliant/ch_19_tb-src.vhd | 63 |
1 files changed, 63 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/ashenden/compliant/ch_19_tb-src.vhd b/testsuite/vests/vhdl-93/ashenden/compliant/ch_19_tb-src.vhd new file mode 100644 index 0000000..865ed89 --- /dev/null +++ b/testsuite/vests/vhdl-93/ashenden/compliant/ch_19_tb-src.vhd @@ -0,0 +1,63 @@ + +-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc + +-- This file is part of VESTs (Vhdl tESTs). + +-- VESTs is free software; you can redistribute it and/or modify it +-- under the terms of the GNU General Public License as published by the +-- Free Software Foundation; either version 2 of the License, or (at +-- your option) any later version. + +-- VESTs is distributed in the hope that it will be useful, but WITHOUT +-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License +-- for more details. + +-- You should have received a copy of the GNU General Public License +-- along with VESTs; if not, write to the Free Software Foundation, +-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA + +-- --------------------------------------------------------------------- +-- +-- $Id: ch_19_tb-src.vhd,v 1.3 2001-10-26 16:29:36 paw Exp $ +-- $Revision: 1.3 $ +-- +-- --------------------------------------------------------------------- + +library qsim; +library random; + +use std.textio.all; +use qsim.qsim_types.all; +use random.random.all; + +architecture source of test_bench is + + signal a : arc_type; + signal info_detail : info_detail_type := trace; + +begin + + source1 : entity qsim.source(behavior) + generic map ( name => "source1", + distribution => fixed, mean_inter_arrival_time => 100 ns, + seed => sample_seeds(0), + time_unit => ns, + info_file_name => "source1.dat" ) + port map ( out_arc => a, + info_detail => info_detail ); + + monitor : process is + + variable L : line; + + begin + wait on a; + write(L, string'("monitor: at ")); + write(L, now, unit => ns); + write(L, string'(" received ")); + write(L, a.token, ns); + writeline(output, L); + end process monitor; + +end architecture source; |