1 files changed, 58 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxt.vhd b/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxt.vhd
new file mode 100644
index 0000000..190ea0c
--- /dev/null
+++ b/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxt.vhd
@@ -0,0 +1,58 @@
+
+-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: ch_15_dlxt.vhd,v 1.3 2001-11-03 23:19:37 paw Exp $
+-- $Revision: 1.3 $
+--
+-- ---------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+
+package dlx_types is
+
+  -- little-endian addresses
+  subtype dlx_address is std_logic_vector(31 downto 0);
+  subtype dlx_bv_address is bit_vector(31 downto 0);
+
+  -- big-endian data words
+  subtype dlx_word is std_logic_vector(0 to 31);
+  subtype dlx_bv_word is bit_vector(0 to 31);
+
+  type dlx_word_array is array (natural range <>) of dlx_word;
+
+  -- tristate bus driving value
+  constant disabled_dlx_word : dlx_word := ( others => 'Z' );
+
+  -- type for specifying data width on the data bus
+  subtype dlx_mem_width is std_logic_vector(1 downto 0);
+
+  constant dlx_mem_width_byte : dlx_mem_width := "01";
+  constant dlx_mem_width_halfword : dlx_mem_width := "10";
+  constant dlx_mem_width_word : dlx_mem_width := "00";
+
+  -- type for controlling trace information generated by model
+  type dlx_debug_control is
+    ( none,
+      msg_every_100_instructions, msg_each_instruction,
+      trace_each_instruction, trace_each_step );
+
+end package dlx_types;