summaryrefslogtreecommitdiff
path: root/testsuite/gna/bug23165/mwe_working
diff options
context:
space:
mode:
Diffstat (limited to 'testsuite/gna/bug23165/mwe_working')
-rw-r--r--testsuite/gna/bug23165/mwe_working/counter.vhd33
-rw-r--r--testsuite/gna/bug23165/mwe_working/mwe.vhd45
2 files changed, 78 insertions, 0 deletions
diff --git a/testsuite/gna/bug23165/mwe_working/counter.vhd b/testsuite/gna/bug23165/mwe_working/counter.vhd
new file mode 100644
index 0000000..9982f1d
--- /dev/null
+++ b/testsuite/gna/bug23165/mwe_working/counter.vhd
@@ -0,0 +1,33 @@
+-- counter
+-- clk: clock input
+-- en: enable input
+-- rst: reset input
+-- dir: direction pin (1 = up, 0 = down)
+-- q: output
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity counter is
+ generic (
+ width : positive := 16
+ );
+
+ port (
+ clk : in std_logic;
+ q : out std_logic_vector(width-1 downto 0)
+ );
+end counter;
+
+architecture behav of counter is
+signal cnt : unsigned(width-1 downto 0) := to_unsigned(0, width);
+begin
+ process
+ begin
+ wait until rising_edge(clk);
+ cnt <= cnt + to_unsigned(1, cnt'length);
+ end process;
+ q <= std_logic_vector(cnt);
+end behav;
+
diff --git a/testsuite/gna/bug23165/mwe_working/mwe.vhd b/testsuite/gna/bug23165/mwe_working/mwe.vhd
new file mode 100644
index 0000000..8852a84
--- /dev/null
+++ b/testsuite/gna/bug23165/mwe_working/mwe.vhd
@@ -0,0 +1,45 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity mwe is
+end mwe;
+
+architecture lulz of mwe is
+
+constant cnt_len : integer := 2;
+constant cnt_stages : integer := 2;
+
+type ctl_sig is array (natural range <>) of std_logic_vector(cnt_len-1 downto 0);
+signal ctl_cnt : ctl_sig(0 to cnt_stages-1);
+signal ctl_cnt_tmp : ctl_sig(0 to cnt_stages-1);
+
+signal clk : std_logic := '0';
+
+begin
+ clk <= not clk after 50 ns;
+
+ controller : entity work.counter
+ generic map(
+ width => cnt_len
+ )
+ port map(
+ clk => clk,
+ q => ctl_cnt(0)
+ );
+
+ -- workaround: use concurrent assignment of temporary signal
+ bla : for k in 1 to cnt_stages-1 generate
+ ctl_cnt(k) <= ctl_cnt_tmp(k);
+ end generate bla;
+
+ ctl_cnt_delay : process
+ begin
+ wait until rising_edge(clk);
+ for i in 0 to cnt_stages-2 loop
+ -- then this works...
+ ctl_cnt_tmp(i+1) <= ctl_cnt(i);
+ end loop;
+ end process;
+
+end lulz;