Import vests testsuite

1 files changed, 72 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_07.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_07.vhd
new file mode 100644
index 0000000..4613630
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/sequential-statements/inline_07.vhd
@@ -0,0 +1,72 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity inline_07 is
+
+end entity inline_07;
+
+
+----------------------------------------------------------------
+
+
+architecture test of inline_07 is
+begin
+
+  process_2_b : process is
+
+    -- code from book:
+
+    subtype index_mode is integer range 0 to 3;
+
+    variable instruction_register : integer range 0 to 2**16 - 1;
+
+    -- end of code from book
+
+    variable index_value : integer;
+    constant accumulator_A : integer := 1;
+    constant accumulator_B : integer := 2;
+    constant index_register : integer := 3;
+
+  begin
+
+    for i in index_mode loop
+      instruction_register := i * 2**12;
+
+      -- code from book:
+
+      case index_mode'((instruction_register / 2**12) rem 2**2) is
+        when 0 =>
+          index_value := 0;
+        when 1 =>
+          index_value := accumulator_A;
+        when 2 =>
+          index_value := accumulator_B;
+        when 3 =>
+          index_value := index_register;
+      end case;
+
+      -- end of code from book
+
+    end loop;
+
+    wait;
+  end process process_2_b;
+
+
+end architecture test;