Import vests testsuite

1 files changed, 49 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_09a.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_09a.vhd
new file mode 100644
index 0000000..3ef59fb
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_09a.vhd
@@ -0,0 +1,49 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+library ieee_proposed;  use ieee_proposed.electrical_systems.all;
+                        
+entity inline_09a is
+
+end entity inline_09a;
+
+
+architecture test of inline_09a is
+
+  -- code from book
+
+  constant num_sensors : positive := 8;
+  terminal sensors_raw,
+           sensors_buffered : electrical_vector(num_sensors - 1 downto 0);
+  -- ...
+
+  -- end code from book
+
+begin
+
+  -- code from book
+
+  buf_amps : entity work.multiple_opamp(ideal)
+    generic map ( size => num_sensors,
+                  gains => real_vector'(num_sensors - 1 downto 0 => 1.0) )
+    port map ( sensors_raw, sensors_buffered );
+
+  -- end code from book
+
+end architecture test;