Import vests testsuite

1 files changed, 96 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/aliases/inline_06.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/aliases/inline_06.vhd
new file mode 100644
index 0000000..70b2c2b
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/aliases/inline_06.vhd
@@ -0,0 +1,96 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+package arithmetic_ops is
+
+  -- code from book
+
+  procedure increment ( bv : inout bit_vector;  by : in integer := 1 );
+
+  procedure increment ( int : inout integer;  by : in integer := 1 );
+
+  -- end code from book
+
+end package arithmetic_ops;
+
+
+
+package body arithmetic_ops is
+
+  procedure increment ( bv : inout bit_vector;  by : in integer := 1 ) is
+  begin
+  end procedure increment;
+
+  procedure increment ( int : inout integer;  by : in integer := 1 ) is
+  begin
+  end procedure increment;
+
+end package body arithmetic_ops;
+
+
+
+----------------------------------------------------------------
+
+
+entity inline_06 is
+
+end entity inline_06;
+
+
+----------------------------------------------------------------
+
+
+library util;  use util.stimulus_generators.all;
+
+architecture test of inline_06 is
+
+  -- code from book
+
+  alias bv_increment is work.arithmetic_ops.increment [ bit_vector, integer ];
+
+  alias int_increment is work.arithmetic_ops.increment [ integer, integer ];
+
+  alias "*" is "and" [ bit, bit return bit ];
+
+  alias "+" is "or" [ bit, bit return bit ];
+
+  alias "-" is "not" [ bit return bit ];
+
+  alias high is std.standard.'1' [ return bit ];
+
+  -- end code from book
+
+  signal a, b, c, s : bit := '0';
+  signal test_vector : bit_vector(1 to 3);
+  signal test_high : bit := high;
+
+begin
+
+  -- code from book
+
+  s <= a * b + (-a) * c;
+
+  -- end code from book
+
+  stimulus : all_possible_values ( bv => test_vector,
+				   delay_between_values => 10 ns );
+
+  (a, b, c) <= test_vector;
+
+end architecture test;