Import vests testsuite

1 files changed, 113 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc736.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc736.vhd
new file mode 100644
index 0000000..4e0e18f
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc736.vhd
@@ -0,0 +1,113 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc736.vhd,v 1.2 2001-10-26 16:30:27 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+
+--                 ****************************               --
+-- Ported to VHDL 93 by port93.pl - Tue Nov  5 16:41:06 1996  --
+--                 ****************************               --
+
+
+
+--                 ****************************                   --
+-- Reversed to VHDL 87 by reverse87.pl - Tue Nov  5 11:27:25 1996  --
+--                 ****************************                    --
+
+
+
+--                 ****************************               --
+-- Ported to VHDL 93 by port93.pl - Mon Nov  4 17:35:44 1996  --
+--                 ****************************               --
+
+
+library STD;
+use STD.textio.all;
+entity c01s01b01x00p05n01i00736ent_a is
+  generic (
+    constant gc1 : text;
+    constant gc2 : natural;
+    constant gc3 : positive
+    );
+  port ( signal cent1 : in bit;
+         signal cent2 : in bit
+         );
+end c01s01b01x00p05n01i00736ent_a;
+
+architecture arch of c01s01b01x00p05n01i00736ent_a is
+begin
+  assert false 
+    report "FAIL: should not compile";
+end arch;
+
+ENTITY c01s01b01x00p05n01i00736ent IS
+  generic ( constant gen_con : natural := 7 );
+  port ( signal ee1 : in bit;
+         signal ee2 : in bit;
+         signal eo1 : out bit
+         );
+END c01s01b01x00p05n01i00736ent;
+
+ARCHITECTURE c01s01b01x00p05n01i00736arch OF c01s01b01x00p05n01i00736ent IS
+
+  signal s1 : integer;
+  signal s2 : natural;
+  signal s3 : positive;
+  file f1   : text open read_mode is "e.in";
+
+  component comp1
+    generic (
+      constant dgc1 : text;
+      constant dgc2 : natural;
+      constant dgc3 : positive
+      );
+    port ( signal dcent1 : in bit;
+           signal dcent2 : in bit
+           );
+  end component;
+
+  for u1 : comp1 use
+    entity work.c01s01b01x00p05n01i00736ent_a
+    generic map (dgc1, dgc2, dgc3)
+    port map ( dcent1, dcent2 );
+
+BEGIN
+
+  u1 : comp1
+    generic map (f1,3,3)
+    port map (ee1,ee2);
+
+  TESTING: PROCESS
+  BEGIN
+    assert FALSE 
+      report "***FAILED TEST: c01s01b01x00p05n01i00736 - Formal generic can not be of type FILE." 
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c01s01b01x00p05n01i00736arch;