Import vests testsuite

1 files changed, 58 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1746.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1746.vhd
new file mode 100644
index 0000000..3000f21
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1746.vhd
@@ -0,0 +1,58 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1746.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c09s05b00x00p06n03i01746ent IS
+END c09s05b00x00p06n03i01746ent;
+
+ARCHITECTURE c09s05b00x00p06n03i01746arch OF c09s05b00x00p06n03i01746ent IS
+  type a       is array (1 to 4) of boolean;
+  type arrbool    is array (positive range <>) of boolean;
+
+  function F (BB: arrbool) return boolean is
+  begin
+    return false;
+  end;
+  
+  signal i, j :  F boolean bus    := true;
+  signal k, l :    boolean    := true;
+  signal m    : a    := (true, false, true, false);
+BEGIN
+  (i, j, k, l) <= transport a'(m(1), m(2), m(3), m(4)) after 10 ns;
+  --  Failure_here
+  --  i and j are guarded signals and k and l are unguarded signals.
+  TESTING: PROCESS
+  BEGIN
+    assert FALSE 
+      report "***FAILED TEST: c09s05b00x00p06n03i01746 - Guarded signal and Ungarded signal is mixed used."
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c09s05b00x00p06n03i01746arch;