index
:
eSim/.git
master
This repository contain source code for new flow of FreeEDA now know as eSim
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
SubcircuitLibrary
Mode
Name
Size
d---------
2bit_upcounter
384
log
plain
d---------
2bitmul
655
log
plain
d---------
3_and
321
log
plain
d---------
4025
314
log
plain
d---------
4072
314
log
plain
d---------
4073
599
log
plain
d---------
4_OR
314
log
plain
d---------
4_and
650
log
plain
d---------
4_bit_FA
1190
log
plain
d---------
4to16_demux
1225
log
plain
d---------
5_and
606
log
plain
d---------
5_nand
898
log
plain
d---------
5_nor
891
log
plain
d---------
5bit-Ripple_carry_adder
767
log
plain
d---------
74153
1348
log
plain
d---------
74157
650
log
plain
d---------
7485
1874
log
plain
d---------
9bit-Right_shift_register
461
log
plain
d---------
AD620
757
log
plain
d---------
CA3096
469
log
plain
d---------
CSLA_BEC1_logic
989
log
plain
d---------
IB3858
328
log
plain
d---------
LM108
390
log
plain
d---------
LM3046
401
log
plain
d---------
LM565
355
log
plain
d---------
LOGIC_ADDER
363
log
plain
d---------
NE566
285
log
plain
d---------
diac
272
log
plain
d---------
full_adder
580
log
plain
d---------
full_sub
695
log
plain
d---------
half_adder
308
log
plain
d---------
half_sub
342
log
plain
d---------
lm555n
373
log
plain
d---------
opto_isolator_switch
512
log
plain
d---------
scr
390
log
plain
d---------
triac
363
log
plain
d---------
ua741
321
log
plain
d---------
ujt
465
log
plain