summaryrefslogtreecommitdiff
path: root/src/SubcircuitLibrary/triac/triac.sub~
blob: ebbed05ec04d7349e30cf47a5330bf41904adfbf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
* Subcircuit triac
.subckt triac 8 11 10 
* /opt/esim/src/subcircuitlibrary/triac/triac.cir
.include PowerDiode.lib
* f3
v3 7 2  dc 0
* f2
v2 6 3  dc 0
c1  8 9 10u
* f1
v1 10 4  dc 0
* u1  9 11 6 aswitch
* u2  9 2 11 aswitch
r1  8 9 1
d1 5 8 PowerDiode
d2 1 7 PowerDiode
Vf3 1 8 0
f3 8 9 Vf3 10
Vf2 3 5 0
f2 8 9 Vf2 10
Vf1 4 8 0
f1 8 9 Vf1 100
a1 9 [11 6 ] u1
a2 9 [2 11 ] u2
* Schematic Name: aswitch, NgSpice Name: aswitch
.model u1 aswitch(log=TRUE cntl_off=0.1 cntl_on=1 r_on=0.0125 r_off=1000000 )
* Schematic Name: aswitch, NgSpice Name: aswitch
.model u2 aswitch(log=TRUE cntl_off=-0.1 cntl_on=-1 r_on=0.0125 r_off=1000000 )
* Schematic Name: aswitch, NgSpice Name: aswitch
.model u1 aswitch(log=TRUE cntl_off=0.1 cntl_on=1 r_on=0.0125 r_off=1000000 )
* Schematic Name: aswitch, NgSpice Name: aswitch
.model u2 aswitch(log=TRUE cntl_off=-0.1 cntl_on=-1 r_on=0.0125 r_off=1000000 )
* Control Statements

.ends triac