blob: 6a6b126a7fd0eb33f9112fe8f2762bef858ceb5d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
* c:\users\malli\esim\src\subcircuitlibrary\5_and\5_and.cir
.include 3_and.sub
x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad1_ 3_and
* u2 net-_u1-pad4_ net-_u1-pad5_ net-_u2-pad3_ d_and
* u3 net-_u3-pad1_ net-_u2-pad3_ net-_u1-pad6_ d_and
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ port
a1 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u2-pad3_ u2
a2 [net-_u3-pad1_ net-_u2-pad3_ ] net-_u1-pad6_ u3
* Schematic Name: d_and, NgSpice Name: d_and
.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
