blob: 8f3125d0a02feb5f768fe72506e69f5a6f9beb2c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
* c:\users\shanthipriya\desktop\madeeasy\fossee\esim\library\subcircuitlibrary\4d_375\4d_375.cir
* u2 net-_u1-pad2_ net-_u2-pad2_ d_inverter
* u3 net-_u1-pad1_ net-_u1-pad2_ net-_u3-pad3_ d_and
* u4 net-_u2-pad2_ net-_u1-pad4_ net-_u4-pad3_ d_and
* u5 net-_u3-pad3_ net-_u4-pad3_ net-_u1-pad3_ d_nor
* u6 net-_u1-pad3_ net-_u1-pad4_ d_inverter
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port
a1 net-_u1-pad2_ net-_u2-pad2_ u2
a2 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u3-pad3_ u3
a3 [net-_u2-pad2_ net-_u1-pad4_ ] net-_u4-pad3_ u4
a4 [net-_u3-pad3_ net-_u4-pad3_ ] net-_u1-pad3_ u5
a5 net-_u1-pad3_ net-_u1-pad4_ u6
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u5 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
