blob: 9181695655dcb9cd2399346494f40d00fb3d3275 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
* /home/bhargav/downloads/esim-1.1.2/src/subcircuitlibrary/half_sub/half_sub.cir
* u3 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ d_xor
* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
* u4 net-_u1-pad2_ net-_u2-pad2_ net-_u1-pad4_ d_and
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port
a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u1-pad3_ u3
a2 net-_u1-pad1_ net-_u2-pad2_ u2
a3 [net-_u1-pad2_ net-_u2-pad2_ ] net-_u1-pad4_ u4
* Schematic Name: d_xor, NgSpice Name: d_xor
.model u3 d_xor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u4 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 10e-03 100e-03 0e-03
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
