summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/SN54HC148/OR.cir
blob: 65aebcbb8c8c56465964780b5dccef4719387d46 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
* C:\FOSSEE\eSim\library\SubcircuitLibrary\OR\OR.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 05/28/24 22:45:53

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
M1  Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad3_ mosfet_n		
M4  Net-_M1-Pad1_ Net-_M3-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad3_ mosfet_n		
M5  Net-_M5-Pad1_ Net-_M1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ mosfet_n		
M3  Net-_M2-Pad3_ Net-_M3-Pad2_ Net-_M1-Pad1_ Net-_M2-Pad3_ mosfet_p		
M2  Net-_M2-Pad1_ Net-_M1-Pad2_ Net-_M2-Pad3_ Net-_M2-Pad1_ mosfet_p		
M6  Net-_M2-Pad1_ Net-_M1-Pad1_ Net-_M5-Pad1_ Net-_M2-Pad1_ mosfet_p		
U1  Net-_M1-Pad2_ Net-_M3-Pad2_ Net-_M5-Pad1_ Net-_M2-Pad1_ Net-_M1-Pad3_ PORT		

.end