1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
* Subcircuit SN54147_IC
.subckt SN54147_IC net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_
* d:\fossee\esim\library\subcircuitlibrary\sn54147_ic\sn54147_ic.cir
.include 5_and.sub
* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter
* u28 net-_u12-pad2_ net-_u13-pad2_ net-_u28-pad3_ d_and
* u29 net-_u15-pad2_ net-_u17-pad3_ net-_u29-pad3_ d_and
* u35 net-_u28-pad3_ net-_u29-pad3_ net-_u35-pad3_ d_and
* u30 net-_u14-pad1_ net-_u15-pad2_ net-_u30-pad3_ d_and
* u36 net-_u30-pad3_ net-_u17-pad3_ net-_u36-pad3_ d_and
* u31 net-_u23-pad1_ net-_u17-pad3_ net-_u31-pad3_ d_and
* u18 net-_u10-pad2_ net-_u13-pad2_ net-_u18-pad3_ d_and
* u19 net-_u14-pad2_ net-_u17-pad3_ net-_u19-pad3_ d_and
* u33 net-_u18-pad3_ net-_u19-pad3_ net-_u33-pad3_ d_and
* u20 net-_u12-pad2_ net-_u13-pad2_ net-_u20-pad3_ d_and
* u21 net-_u14-pad2_ net-_u17-pad3_ net-_u21-pad3_ d_and
* u34 net-_u20-pad3_ net-_u21-pad3_ net-_u34-pad3_ d_and
* u22 net-_u15-pad1_ net-_u17-pad3_ net-_u22-pad3_ d_and
* u23 net-_u23-pad1_ net-_u17-pad3_ net-_u23-pad3_ d_and
* u10 net-_u10-pad1_ net-_u10-pad2_ d_inverter
* u7 net-_u2-pad11_ net-_u13-pad1_ d_inverter
* u16 net-_u10-pad2_ net-_u16-pad2_ d_inverter
* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter
* u24 net-_u13-pad1_ net-_u17-pad3_ net-_u24-pad3_ d_and
* u25 net-_u14-pad1_ net-_u17-pad3_ net-_u25-pad3_ d_and
* u26 net-_u15-pad1_ net-_u17-pad3_ net-_u26-pad3_ d_and
* u27 net-_u23-pad1_ net-_u17-pad3_ net-_u27-pad3_ d_and
* u12 net-_u12-pad1_ net-_u12-pad2_ d_inverter
* u8 net-_u2-pad12_ net-_u14-pad1_ d_inverter
* u14 net-_u14-pad1_ net-_u14-pad2_ d_inverter
* u9 net-_u2-pad13_ net-_u15-pad1_ d_inverter
* u15 net-_u15-pad1_ net-_u15-pad2_ d_inverter
* u6 net-_u2-pad14_ net-_u23-pad1_ d_inverter
* u4 net-_u2-pad15_ net-_u17-pad1_ d_inverter
* u5 net-_u2-pad16_ net-_u17-pad2_ d_inverter
* u17 net-_u17-pad1_ net-_u17-pad2_ net-_u17-pad3_ d_nor
x1 net-_u11-pad2_ net-_u16-pad2_ net-_u13-pad2_ net-_u15-pad2_ net-_u17-pad3_ net-_u42-pad1_ 5_and
* u32 net-_u17-pad2_ net-_u17-pad2_ net-_u32-pad3_ d_and
* u37 net-_u17-pad1_ net-_u17-pad2_ net-_u37-pad3_ d_nor
* u3 net-_u1-pad10_ net-_u11-pad1_ adc_bridge_1
* u2 net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad9_ net-_u10-pad1_ net-_u12-pad1_ net-_u2-pad11_ net-_u2-pad12_ net-_u2-pad13_ net-_u2-pad14_ net-_u2-pad15_ net-_u2-pad16_ adc_bridge_8
* u53 net-_u52-pad3_ net-_u51-pad3_ net-_u46-pad3_ net-_u37-pad3_ net-_u1-pad8_ net-_u1-pad7_ net-_u1-pad6_ net-_u1-pad13_ dac_bridge_4
* u42 net-_u42-pad1_ net-_u35-pad3_ net-_u42-pad3_ d_nor
* u49 net-_u42-pad3_ net-_u36-pad3_ net-_u49-pad3_ d_nor
* u43 net-_u31-pad3_ net-_u32-pad3_ net-_u43-pad3_ d_nor
* u52 net-_u49-pad3_ net-_u50-pad3_ net-_u52-pad3_ d_nor
* u40 net-_u33-pad3_ net-_u34-pad3_ net-_u40-pad3_ d_nor
* u47 net-_u40-pad3_ net-_u40-pad3_ net-_u47-pad3_ d_nor
* u41 net-_u22-pad3_ net-_u23-pad3_ net-_u41-pad3_ d_nor
* u48 net-_u41-pad3_ net-_u41-pad3_ net-_u48-pad3_ d_nor
* u51 net-_u47-pad3_ net-_u48-pad3_ net-_u51-pad3_ d_nor
* u38 net-_u24-pad3_ net-_u25-pad3_ net-_u38-pad3_ d_nor
* u39 net-_u26-pad3_ net-_u27-pad3_ net-_u39-pad3_ d_nor
* u44 net-_u38-pad3_ net-_u38-pad3_ net-_u44-pad3_ d_nor
* u45 net-_u39-pad3_ net-_u39-pad3_ net-_u45-pad3_ d_nor
* u46 net-_u44-pad3_ net-_u45-pad3_ net-_u46-pad3_ d_nor
* u50 net-_u43-pad3_ net-_u43-pad3_ net-_u50-pad3_ d_nor
a1 net-_u11-pad1_ net-_u11-pad2_ u11
a2 [net-_u12-pad2_ net-_u13-pad2_ ] net-_u28-pad3_ u28
a3 [net-_u15-pad2_ net-_u17-pad3_ ] net-_u29-pad3_ u29
a4 [net-_u28-pad3_ net-_u29-pad3_ ] net-_u35-pad3_ u35
a5 [net-_u14-pad1_ net-_u15-pad2_ ] net-_u30-pad3_ u30
a6 [net-_u30-pad3_ net-_u17-pad3_ ] net-_u36-pad3_ u36
a7 [net-_u23-pad1_ net-_u17-pad3_ ] net-_u31-pad3_ u31
a8 [net-_u10-pad2_ net-_u13-pad2_ ] net-_u18-pad3_ u18
a9 [net-_u14-pad2_ net-_u17-pad3_ ] net-_u19-pad3_ u19
a10 [net-_u18-pad3_ net-_u19-pad3_ ] net-_u33-pad3_ u33
a11 [net-_u12-pad2_ net-_u13-pad2_ ] net-_u20-pad3_ u20
a12 [net-_u14-pad2_ net-_u17-pad3_ ] net-_u21-pad3_ u21
a13 [net-_u20-pad3_ net-_u21-pad3_ ] net-_u34-pad3_ u34
a14 [net-_u15-pad1_ net-_u17-pad3_ ] net-_u22-pad3_ u22
a15 [net-_u23-pad1_ net-_u17-pad3_ ] net-_u23-pad3_ u23
a16 net-_u10-pad1_ net-_u10-pad2_ u10
a17 net-_u2-pad11_ net-_u13-pad1_ u7
a18 net-_u10-pad2_ net-_u16-pad2_ u16
a19 net-_u13-pad1_ net-_u13-pad2_ u13
a20 [net-_u13-pad1_ net-_u17-pad3_ ] net-_u24-pad3_ u24
a21 [net-_u14-pad1_ net-_u17-pad3_ ] net-_u25-pad3_ u25
a22 [net-_u15-pad1_ net-_u17-pad3_ ] net-_u26-pad3_ u26
a23 [net-_u23-pad1_ net-_u17-pad3_ ] net-_u27-pad3_ u27
a24 net-_u12-pad1_ net-_u12-pad2_ u12
a25 net-_u2-pad12_ net-_u14-pad1_ u8
a26 net-_u14-pad1_ net-_u14-pad2_ u14
a27 net-_u2-pad13_ net-_u15-pad1_ u9
a28 net-_u15-pad1_ net-_u15-pad2_ u15
a29 net-_u2-pad14_ net-_u23-pad1_ u6
a30 net-_u2-pad15_ net-_u17-pad1_ u4
a31 net-_u2-pad16_ net-_u17-pad2_ u5
a32 [net-_u17-pad1_ net-_u17-pad2_ ] net-_u17-pad3_ u17
a33 [net-_u17-pad2_ net-_u17-pad2_ ] net-_u32-pad3_ u32
a34 [net-_u17-pad1_ net-_u17-pad2_ ] net-_u37-pad3_ u37
a35 [net-_u1-pad10_ ] [net-_u11-pad1_ ] u3
a36 [net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad9_ ] [net-_u10-pad1_ net-_u12-pad1_ net-_u2-pad11_ net-_u2-pad12_ net-_u2-pad13_ net-_u2-pad14_ net-_u2-pad15_ net-_u2-pad16_ ] u2
a37 [net-_u52-pad3_ net-_u51-pad3_ net-_u46-pad3_ net-_u37-pad3_ ] [net-_u1-pad8_ net-_u1-pad7_ net-_u1-pad6_ net-_u1-pad13_ ] u53
a38 [net-_u42-pad1_ net-_u35-pad3_ ] net-_u42-pad3_ u42
a39 [net-_u42-pad3_ net-_u36-pad3_ ] net-_u49-pad3_ u49
a40 [net-_u31-pad3_ net-_u32-pad3_ ] net-_u43-pad3_ u43
a41 [net-_u49-pad3_ net-_u50-pad3_ ] net-_u52-pad3_ u52
a42 [net-_u33-pad3_ net-_u34-pad3_ ] net-_u40-pad3_ u40
a43 [net-_u40-pad3_ net-_u40-pad3_ ] net-_u47-pad3_ u47
a44 [net-_u22-pad3_ net-_u23-pad3_ ] net-_u41-pad3_ u41
a45 [net-_u41-pad3_ net-_u41-pad3_ ] net-_u48-pad3_ u48
a46 [net-_u47-pad3_ net-_u48-pad3_ ] net-_u51-pad3_ u51
a47 [net-_u24-pad3_ net-_u25-pad3_ ] net-_u38-pad3_ u38
a48 [net-_u26-pad3_ net-_u27-pad3_ ] net-_u39-pad3_ u39
a49 [net-_u38-pad3_ net-_u38-pad3_ ] net-_u44-pad3_ u44
a50 [net-_u39-pad3_ net-_u39-pad3_ ] net-_u45-pad3_ u45
a51 [net-_u44-pad3_ net-_u45-pad3_ ] net-_u46-pad3_ u46
a52 [net-_u43-pad3_ net-_u43-pad3_ ] net-_u50-pad3_ u50
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u29 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u35 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u36 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u34 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u17 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u37 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: adc_bridge_1, NgSpice Name: adc_bridge
.model u3 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name: adc_bridge_8, NgSpice Name: adc_bridge
.model u2 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name: dac_bridge_4, NgSpice Name: dac_bridge
.model u53 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u42 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u49 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u43 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u52 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u40 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u47 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u41 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u48 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u51 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u38 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u39 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u44 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u45 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u46 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u50 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Control Statements
.ends SN54147_IC
|
