summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Logic_Gates/XOR.cir.out
blob: dc618762227e8bb460851fdadd3f13ffd0f9586f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
* c:\fossee\esim\library\subcircuitlibrary\xor\xor.cir

.include NOT.sub
.include NMOS-180nm.lib
.include PMOS-180nm.lib
m2 net-_m1-pad3_ net-_m2-pad2_ gnd gnd CMOSN W=100u L=100u M=1
m8 net-_m7-pad3_ net-_m6-pad2_ gnd gnd CMOSN W=100u L=100u M=1
m7 net-_m1-pad1_ net-_m4-pad2_ net-_m7-pad3_ net-_m7-pad3_ CMOSN W=100u L=100u M=1
m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ net-_m1-pad3_ CMOSN W=100u L=100u M=1
m4 net-_m3-pad3_ net-_m4-pad2_ net-_m1-pad1_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
m6 net-_m3-pad3_ net-_m6-pad2_ net-_m1-pad1_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
m3 net-_m3-pad1_ net-_m1-pad2_ net-_m3-pad3_ net-_m3-pad1_ CMOSP W=100u L=100u M=1
m5 net-_m3-pad1_ net-_m2-pad2_ net-_m3-pad3_ net-_m3-pad1_ CMOSP W=100u L=100u M=1
x1 net-_m1-pad2_ net-_m4-pad2_ NOT
x2 net-_m2-pad2_ net-_m6-pad2_ NOT
v1 net-_m3-pad1_ gnd  dc 1.8
* u1  net-_m1-pad2_ net-_m2-pad2_ net-_m1-pad1_ port
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end