1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
* c:\fossee_mains\fossee\esim\library\subcircuitlibrary\hd74ls152\hd74ls152.cir
* u8 net-_u1-pad5_ net-_u12-pad2_ net-_u24-pad1_ d_and
* u9 net-_u11-pad1_ net-_u11-pad2_ net-_u24-pad2_ d_and
* u10 net-_u1-pad4_ net-_u10-pad2_ net-_u10-pad3_ d_and
* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
* u12 net-_u1-pad3_ net-_u12-pad2_ net-_u12-pad3_ d_and
* u13 net-_u13-pad1_ net-_u11-pad2_ net-_u13-pad3_ d_and
* u14 net-_u1-pad2_ net-_u10-pad2_ net-_u14-pad3_ d_and
* u15 net-_u13-pad1_ net-_u11-pad2_ net-_u15-pad3_ d_and
* u16 net-_u1-pad1_ net-_u12-pad2_ net-_u16-pad3_ d_and
* u17 net-_u11-pad1_ net-_u17-pad2_ net-_u17-pad3_ d_and
* u18 net-_u1-pad13_ net-_u10-pad2_ net-_u18-pad3_ d_and
* u19 net-_u11-pad1_ net-_u17-pad2_ net-_u19-pad3_ d_and
* u20 net-_u1-pad12_ net-_u12-pad2_ net-_u20-pad3_ d_and
* u21 net-_u13-pad1_ net-_u17-pad2_ net-_u21-pad3_ d_and
* u22 net-_u1-pad11_ net-_u10-pad2_ net-_u22-pad3_ d_and
* u23 net-_u13-pad1_ net-_u17-pad2_ net-_u23-pad3_ d_and
* u32 net-_u24-pad3_ net-_u25-pad3_ net-_u32-pad3_ d_or
* u24 net-_u24-pad1_ net-_u24-pad2_ net-_u24-pad3_ d_and
* u25 net-_u10-pad3_ net-_u11-pad3_ net-_u25-pad3_ d_and
* u26 net-_u12-pad3_ net-_u13-pad3_ net-_u26-pad3_ d_and
* u27 net-_u14-pad3_ net-_u15-pad3_ net-_u27-pad3_ d_and
* u28 net-_u16-pad3_ net-_u17-pad3_ net-_u28-pad3_ d_and
* u29 net-_u18-pad3_ net-_u19-pad3_ net-_u29-pad3_ d_and
* u30 net-_u20-pad3_ net-_u21-pad3_ net-_u30-pad3_ d_and
* u31 net-_u22-pad3_ net-_u23-pad3_ net-_u31-pad3_ d_and
* u33 net-_u26-pad3_ net-_u27-pad3_ net-_u33-pad3_ d_or
* u35 net-_u28-pad3_ net-_u29-pad3_ net-_u35-pad3_ d_or
* u34 net-_u30-pad3_ net-_u31-pad3_ net-_u34-pad3_ d_or
* u36 net-_u32-pad3_ net-_u33-pad3_ net-_u36-pad3_ d_or
* u37 net-_u35-pad3_ net-_u34-pad3_ net-_u37-pad3_ d_or
* u38 net-_u36-pad3_ net-_u37-pad3_ net-_u38-pad3_ d_or
* u39 net-_u38-pad3_ net-_u1-pad6_ d_inverter
* u4 net-_u1-pad10_ net-_u12-pad2_ d_inverter
* u7 net-_u12-pad2_ net-_u10-pad2_ d_inverter
* u2 net-_u1-pad9_ net-_u11-pad1_ d_inverter
* u5 net-_u11-pad1_ net-_u13-pad1_ d_inverter
* u3 net-_u1-pad8_ net-_u11-pad2_ d_inverter
* u6 net-_u11-pad2_ net-_u17-pad2_ d_inverter
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? port
a1 [net-_u1-pad5_ net-_u12-pad2_ ] net-_u24-pad1_ u8
a2 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u24-pad2_ u9
a3 [net-_u1-pad4_ net-_u10-pad2_ ] net-_u10-pad3_ u10
a4 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
a5 [net-_u1-pad3_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a6 [net-_u13-pad1_ net-_u11-pad2_ ] net-_u13-pad3_ u13
a7 [net-_u1-pad2_ net-_u10-pad2_ ] net-_u14-pad3_ u14
a8 [net-_u13-pad1_ net-_u11-pad2_ ] net-_u15-pad3_ u15
a9 [net-_u1-pad1_ net-_u12-pad2_ ] net-_u16-pad3_ u16
a10 [net-_u11-pad1_ net-_u17-pad2_ ] net-_u17-pad3_ u17
a11 [net-_u1-pad13_ net-_u10-pad2_ ] net-_u18-pad3_ u18
a12 [net-_u11-pad1_ net-_u17-pad2_ ] net-_u19-pad3_ u19
a13 [net-_u1-pad12_ net-_u12-pad2_ ] net-_u20-pad3_ u20
a14 [net-_u13-pad1_ net-_u17-pad2_ ] net-_u21-pad3_ u21
a15 [net-_u1-pad11_ net-_u10-pad2_ ] net-_u22-pad3_ u22
a16 [net-_u13-pad1_ net-_u17-pad2_ ] net-_u23-pad3_ u23
a17 [net-_u24-pad3_ net-_u25-pad3_ ] net-_u32-pad3_ u32
a18 [net-_u24-pad1_ net-_u24-pad2_ ] net-_u24-pad3_ u24
a19 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u25-pad3_ u25
a20 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u26-pad3_ u26
a21 [net-_u14-pad3_ net-_u15-pad3_ ] net-_u27-pad3_ u27
a22 [net-_u16-pad3_ net-_u17-pad3_ ] net-_u28-pad3_ u28
a23 [net-_u18-pad3_ net-_u19-pad3_ ] net-_u29-pad3_ u29
a24 [net-_u20-pad3_ net-_u21-pad3_ ] net-_u30-pad3_ u30
a25 [net-_u22-pad3_ net-_u23-pad3_ ] net-_u31-pad3_ u31
a26 [net-_u26-pad3_ net-_u27-pad3_ ] net-_u33-pad3_ u33
a27 [net-_u28-pad3_ net-_u29-pad3_ ] net-_u35-pad3_ u35
a28 [net-_u30-pad3_ net-_u31-pad3_ ] net-_u34-pad3_ u34
a29 [net-_u32-pad3_ net-_u33-pad3_ ] net-_u36-pad3_ u36
a30 [net-_u35-pad3_ net-_u34-pad3_ ] net-_u37-pad3_ u37
a31 [net-_u36-pad3_ net-_u37-pad3_ ] net-_u38-pad3_ u38
a32 net-_u38-pad3_ net-_u1-pad6_ u39
a33 net-_u1-pad10_ net-_u12-pad2_ u4
a34 net-_u12-pad2_ net-_u10-pad2_ u7
a35 net-_u1-pad9_ net-_u11-pad1_ u2
a36 net-_u11-pad1_ net-_u13-pad1_ u5
a37 net-_u1-pad8_ net-_u11-pad2_ u3
a38 net-_u11-pad2_ net-_u17-pad2_ u6
* Schematic Name: d_and, NgSpice Name: d_and
.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u32 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u29 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u33 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u35 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u34 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u36 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u37 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u38 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u39 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
