summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/DM74LS279/74LS279.cir.out
blob: 929d98e9a625aeeea0a518f1dc428cafdd2841bd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
* c:\users\senba\desktop\fossee\esim\library\subcircuitlibrary\74ls279\74ls279.cir

* u2  net-_u1-pad1_ net-_u1-pad3_ net-_u2-pad3_ d_nand
* u3  net-_u2-pad3_ net-_u1-pad2_ net-_u1-pad3_ d_nand
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ port
a1 [net-_u1-pad1_ net-_u1-pad3_ ] net-_u2-pad3_ u2
a2 [net-_u2-pad3_ net-_u1-pad2_ ] net-_u1-pad3_ u3
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u2 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end