blob: 72dc492e6e9f12cc49cf5f3e333e2e0cdaf8b94d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
* C:\FOSSEE\eSim\library\SubcircuitLibrary\CD4010B_Q1\CD4010B_Q1.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: 06/18/25 18:34:13
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
* Sheet Name: /
M2 Net-_M2-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad1_ Net-_M2-Pad1_ mosfet_p
M1 Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad3_ mosfet_n
M5 Net-_M3-Pad1_ Net-_M1-Pad1_ Net-_M3-Pad3_ Net-_M2-Pad1_ mosfet_p
M4 Net-_M3-Pad3_ Net-_M1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ mosfet_n
M3 Net-_M3-Pad1_ Net-_M1-Pad2_ Net-_M3-Pad3_ Net-_M3-Pad3_ mosfet_n
U1 Net-_M1-Pad2_ Net-_M3-Pad3_ Net-_M3-Pad1_ Net-_M2-Pad1_ Net-_M1-Pad3_ PORT
.end
|
