summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/CA3240_IC_Test/CA3240_IC.cir
blob: ea6fcf10c266f0cda977b6e435f1d3bbe714a117 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
* C:\FOSSEE\eSim\library\SubcircuitLibrary\CA3240_IC\CA3240_IC.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 05/18/24 19:10:26

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
X1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad5_ Net-_U1-Pad4_ CA3240-OP		
X2  Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad5_ Net-_U1-Pad4_ CA3240-OP		
U1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ PORT		

.end