blob: 1f3aa5226766671bdaab6a17e7ee5d43b22a0d34 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
* C:\FOSSEE\eSim\library\SubcircuitLibrary\74LVC1G97\74LVC1G97.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: 06/16/24 02:11:52
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
* Sheet Name: /
U3 Net-_U1-Pad2_ Net-_U3-Pad2_ d_inverter
U8 Net-_U6-Pad2_ Net-_U5-Pad2_ Net-_U10-Pad1_ d_and
U6 Net-_U2-Pad2_ Net-_U6-Pad2_ d_inverter
U10 Net-_U10-Pad1_ Net-_U10-Pad2_ Net-_U1-Pad4_ d_or
U9 Net-_U7-Pad2_ Net-_U4-Pad2_ Net-_U10-Pad2_ d_and
U7 Net-_U3-Pad2_ Net-_U7-Pad2_ d_inverter
U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter
U4 Net-_U1-Pad3_ Net-_U4-Pad2_ d_inverter
U5 Net-_U4-Pad2_ Net-_U5-Pad2_ d_inverter
U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT
.end
|
