blob: a56cd5c064b73fd9bdf2aa3ee4fbec6d036c4d80 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
* C:\FOSSEE\eSim\library\SubcircuitLibrary\74HC175\74HC175.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: 5/16/2025 9:47:11 PM
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
* Sheet Name: /
U2 Net-_U1-Pad3_ Net-_U1-Pad1_ Net-_U1-Pad15_ Net-_U2-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ d_dff
U3 Net-_U1-Pad4_ Net-_U1-Pad1_ Net-_U1-Pad15_ Net-_U2-Pad4_ Net-_U1-Pad7_ Net-_U1-Pad8_ d_dff
U4 Net-_U1-Pad9_ Net-_U1-Pad1_ Net-_U1-Pad15_ Net-_U2-Pad4_ Net-_U1-Pad11_ Net-_U1-Pad12_ d_dff
U5 Net-_U1-Pad10_ Net-_U1-Pad1_ Net-_U1-Pad15_ Net-_U2-Pad4_ Net-_U1-Pad13_ Net-_U1-Pad14_ d_dff
U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ PORT
U6 Net-_U1-Pad2_ Net-_U2-Pad4_ d_inverter
.end
|
