summaryrefslogtreecommitdiff
path: root/Examples/CMOS_NAND_Gate/CMOS_NAND.cir
blob: 92015d1f87933eae96e9e60002dc78f331114620 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
* C:\FOSSEE\eSim\library\SubcircuitLibrary\CMOS_NAND\CMOS_NAND.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 04/23/20 20:21:59

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
M1  Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad1_ eSim_MOS_P		
M4  Net-_M1-Pad1_ Net-_M3-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad1_ eSim_MOS_P		
M2  Net-_M1-Pad3_ Net-_M1-Pad2_ Net-_M2-Pad3_ GND eSim_MOS_N		
M3  Net-_M2-Pad3_ Net-_M3-Pad2_ GND GND eSim_MOS_N		
U1  Net-_M1-Pad2_ Net-_M3-Pad2_ Net-_M1-Pad3_ PORT		
v1  Net-_M1-Pad1_ GND DC		

.end