summaryrefslogtreecommitdiff
path: root/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir
blob: 3c22844659e437bf1b2b89e7a0b8354856a11b41 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
* C:\Users\malli\eSim\src\SubcircuitLibrary\4023\4023.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 05/31/19 15:33:14

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
X3  Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U4-Pad1_ 3_and		
U4  Net-_U4-Pad1_ Net-_U1-Pad10_ d_inverter		
U1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ ? Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ ? PORT		
X2  Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad3_ Net-_U3-Pad1_ 3_and		
U3  Net-_U3-Pad1_ Net-_U1-Pad6_ d_inverter		
X1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad8_ Net-_U2-Pad1_ 3_and		
U2  Net-_U2-Pad1_ Net-_U1-Pad9_ d_inverter		

.end