index
:
eSim/.git
master
This repository contain source code for new flow of FreeEDA now know as eSim
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
Examples
Mode
Name
Size
d---------
4_bit_JK_ff
414
log
plain
d---------
7805VoltageRegulator
970
log
plain
d---------
7812VoltageRegulator
859
log
plain
d---------
Analysis_Of_Digital_IC
392
log
plain
d---------
Astable555
803
log
plain
d---------
BJT_Biascircuit
481
log
plain
d---------
BJT_CB_config
465
log
plain
d---------
BJT_CE_config
465
log
plain
d---------
BJT_Frequency_Response
516
log
plain
d---------
BJT_amplifier
465
log
plain
d---------
BasicGates
459
log
plain
d---------
CMOS_NAND_Gate
782
log
plain
d---------
Clampercircuit
471
log
plain
d---------
Clippercircuit
471
log
plain
d---------
Differentiator
866
log
plain
d---------
Diode_characteristics
527
log
plain
d---------
FET_Amplifier
465
log
plain
d---------
FET_Characteristic
505
log
plain
d---------
FrequencyResponse_JFET
602
log
plain
d---------
FullAdder
1038
log
plain
d---------
FullwaveRectifier_SCR
822
log
plain
d---------
Fullwavebridgerectifier
543
log
plain
d---------
Half_Adder
448
log
plain
d---------
HalfwaveRectifier_SCR
822
log
plain
d---------
Halfwave_Rectifier
503
log
plain
d---------
High_Pass_Filter
399
log
plain
d---------
Integrator_LM_741
976
log
plain
d---------
InvertingAmplifier
951
log
plain
d---------
JK_Flipflop
414
log
plain
d---------
Low_Pass_Filter
446
log
plain
d---------
Mixed_Signal
206
log
plain
d---------
Monostable555
839
log
plain
d---------
Parallel_Resonance
470
log
plain
d---------
Precision_Rectifiers_using_LM741
1025
log
plain
d---------
RC
342
log
plain
d---------
RL
342
log
plain
d---------
RLC
350
log
plain
d---------
Series_Resonance
399
log
plain
d---------
Transformer
364
log
plain
d---------
UJT_Relaxation_Oscillator
620
log
plain
d---------
Zener_Characteristic
529
log
plain