diff options
Diffstat (limited to 'src/browser/pages/User-Manual')
101 files changed, 1938 insertions, 2517 deletions
diff --git a/src/browser/pages/User-Manual/eSim.html b/src/browser/pages/User-Manual/eSim.html index d14da283..a2a970e4 100644 --- a/src/browser/pages/User-Manual/eSim.html +++ b/src/browser/pages/User-Manual/eSim.html @@ -6,314 +6,167 @@ <meta name="generator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> <meta name="originator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> <!-- html --> -<meta name="src" content="oscad.tex"> -<meta name="date" content="2015-08-04 15:47:00"> -<link rel="stylesheet" type="text/css" href="oscad.css"> +<meta name="src" content="esim.tex"> +<meta name="date" content="2015-09-15 14:59:00"> +<link rel="stylesheet" type="text/css" href="esim.css"> </head><body > -<!--l. 62--><p class="indent" > +<div class="center" +> +<!--l. 1--><p class="noindent" > +<!--l. 2--><p class="noindent" ><span +class="cmbx-12x-x-207">eSim</span><br /><br /> +<span +class="cmbx-12x-x-144">An open source EDA tool for circuit design,</span> +<span +class="cmbx-12x-x-144">simulation, analysis and PCB design</span><br /> +<img +src="figures/logo-trimmed.png" alt="PIC" +> +<span +class="cmbx-12x-x-144">eSim User Manual</span><br /> +<span +class="cmr-10">version 1.0.0</span><br /> +<span +class="cmbx-10">Prepared By:</span><br /> +<span +class="cmr-10">eSim Team</span><br /> +<span +class="cmr-10">FOSSEE at IIT,Bombay</span> + +<!--l. 17--><p class="noindent" ><img +src="figures/iitblogo.png" alt="PIC" +><br /> +<span +class="cmr-10">Indian Institute of Technology Bombay</span><br /> +<img +src="esim0x.png" alt="○BY:" class="oalign" > <img +src="esim1x.png" alt="○$\" class="oalign" > <img +src="esim2x.png" alt="○=" class="oalign" > <br /> +<span +class="cmr-10">August 2015</span></div> -<!--l. 66--><p class="indent" > <h2 class="likechapterHead"><a id="x1-1000"></a>Contents</h2> <div class="tableofcontents"> - <span class="chapterToc" > <a -href="#Q1-1-3">List of Acronyms </a></span> -<br /> <span class="chapterToc" >1 <a -href="#x1-30001" id="QQ2-1-4">Introduction</a></span> + <span class="chapterToc" >1 <a +href="#x1-20001" id="QQ2-1-2">Introduction</a></span> <br /> <span class="chapterToc" >2 <a -href="#x1-40002" id="QQ2-1-5">Installing and Setting up eSim</a></span> +href="#x1-30002" id="QQ2-1-3">Installing eSim</a></span> <br /> <span class="chapterToc" >3 <a -href="#x1-50003" id="QQ2-1-6">Architecture of eSim</a></span> +href="#x1-40003" id="QQ2-1-4">Architecture of eSim</a></span> <br />  <span class="sectionToc" >3.1 <a -href="#x1-60003.1" id="QQ2-1-7">Modules used in eSim</a></span> +href="#x1-50003.1" id="QQ2-1-5">Modules used in eSim</a></span> <br />   <span class="subsectionToc" >3.1.1 <a -href="#x1-70003.1.1" id="QQ2-1-8">EEschema</a></span> +href="#x1-60003.1.1" id="QQ2-1-6">Eeschema</a></span> <br />   <span class="subsectionToc" >3.1.2 <a -href="#x1-80003.1.2" id="QQ2-1-9">CvPcb</a></span> +href="#x1-70003.1.2" id="QQ2-1-7">CvPcb</a></span> <br />   <span class="subsectionToc" >3.1.3 <a -href="#x1-90003.1.3" id="QQ2-1-10">Pcbnew</a></span> +href="#x1-80003.1.3" id="QQ2-1-8">Pcbnew</a></span> <br />   <span class="subsectionToc" >3.1.4 <a -href="#x1-100003.1.4" id="QQ2-1-11">KiCad to Ngspice converter</a></span> +href="#x1-90003.1.4" id="QQ2-1-9">KiCad to Ngspice converter</a></span> <br />   <span class="subsectionToc" >3.1.5 <a -href="#x1-160003.1.5" id="QQ2-1-17">Model Builder</a></span> +href="#x1-100003.1.5" id="QQ2-1-10">Model Builder</a></span> <br />   <span class="subsectionToc" >3.1.6 <a -href="#x1-170003.1.6" id="QQ2-1-18">Subcircuit Builder</a></span> +href="#x1-110003.1.6" id="QQ2-1-11">Subcircuit Builder</a></span> <br />   <span class="subsectionToc" >3.1.7 <a -href="#x1-180003.1.7" id="QQ2-1-19">KiCad to Ngspice netlist converter</a></span> -<br />   <span class="subsectionToc" >3.1.8 <a -href="#x1-190003.1.8" id="QQ2-1-20">Ngspice</a></span> +href="#x1-120003.1.7" id="QQ2-1-12">Ngspice</a></span> <br />  <span class="sectionToc" >3.2 <a -href="#x1-200003.2" id="QQ2-1-21">Work flow of eSim</a></span> +href="#x1-130003.2" id="QQ2-1-13">Work flow of eSim</a></span> <br /> <span class="chapterToc" >4 <a -href="#x1-210004" id="QQ2-1-23">Getting Started</a></span> +href="#x1-140004" id="QQ2-1-15">Getting Started</a></span> <br />  <span class="sectionToc" >4.1 <a -href="#x1-220004.1" id="QQ2-1-24">eSim Main Window</a></span> +href="#x1-150004.1" id="QQ2-1-16">eSim Main Window</a></span> <br />   <span class="subsectionToc" >4.1.1 <a -href="#x1-230004.1.1" id="QQ2-1-25">Workspace</a></span> +href="#x1-160004.1.1" id="QQ2-1-17">How to launch eSim in Ubuntu?</a></span> <br />   <span class="subsectionToc" >4.1.2 <a -href="#x1-240004.1.2" id="QQ2-1-27">Main-GUI</a></span> +href="#x1-170004.1.2" id="QQ2-1-19">Main-GUI</a></span> <br /> <span class="chapterToc" >5 <a -href="#x1-300005" id="QQ2-1-44">Schematic Creation</a></span> +href="#x1-280005" id="QQ2-1-33">Schematic Creation</a></span> <br />  <span class="sectionToc" >5.1 <a -href="#x1-310005.1" id="QQ2-1-45">Familiarizing the Schematic Editor interface</a></span> +href="#x1-290005.1" id="QQ2-1-34">Familiarizing the Schematic Editor interface</a></span> <br />   <span class="subsectionToc" >5.1.1 <a -href="#x1-320005.1.1" id="QQ2-1-47">Top menu bar</a></span> +href="#x1-300005.1.1" id="QQ2-1-36">Top menu bar</a></span> <br />   <span class="subsectionToc" >5.1.2 <a -href="#x1-330005.1.2" id="QQ2-1-49">Top toolbar</a></span> +href="#x1-310005.1.2" id="QQ2-1-38">Top toolbar</a></span> <br />   <span class="subsectionToc" >5.1.3 <a -href="#x1-340005.1.3" id="QQ2-1-51">Toolbar on the right</a></span> +href="#x1-320005.1.3" id="QQ2-1-40">Toolbar on the right</a></span> <br />   <span class="subsectionToc" >5.1.4 <a -href="#x1-350005.1.4" id="QQ2-1-53">Toolbar on the left</a></span> +href="#x1-330005.1.4" id="QQ2-1-42">Toolbar on the left</a></span> <br />   <span class="subsectionToc" >5.1.5 <a -href="#x1-360005.1.5" id="QQ2-1-55">Hotkeys</a></span> +href="#x1-340005.1.5" id="QQ2-1-44">Hotkeys</a></span> <br />  <span class="sectionToc" >5.2 <a -href="#x1-370005.2" id="QQ2-1-56">Schematic creation for simulation</a></span> +href="#x1-350005.2" id="QQ2-1-45">Schematic creation for simulation</a></span> <br />   <span class="subsectionToc" >5.2.1 <a -href="#x1-380005.2.1" id="QQ2-1-58">Selection and placement of components</a></span> +href="#x1-360005.2.1" id="QQ2-1-47">Selection and placement of components</a></span> <br />   <span class="subsectionToc" >5.2.2 <a -href="#x1-390005.2.2" id="QQ2-1-62">Wiring the circuit</a></span> +href="#x1-370005.2.2" id="QQ2-1-51">Wiring the circuit</a></span> <br />   <span class="subsectionToc" >5.2.3 <a -href="#x1-400005.2.3" id="QQ2-1-64">Assigning values to components</a></span> +href="#x1-380005.2.3" id="QQ2-1-53">Assigning values to components</a></span> <br />   <span class="subsectionToc" >5.2.4 <a -href="#x1-410005.2.4" id="QQ2-1-66">Annotation and ERC</a></span> +href="#x1-390005.2.4" id="QQ2-1-55">Annotation and ERC</a></span> <br />   <span class="subsectionToc" >5.2.5 <a -href="#x1-420005.2.5" id="QQ2-1-70">Netlist generation</a></span> +href="#x1-400005.2.5" id="QQ2-1-59">Netlist generation</a></span> <br /> <span class="chapterToc" >6 <a -href="#x1-430006" id="QQ2-1-72">Simulation</a></span> - +href="#x1-410006" id="QQ2-1-61">PCB Design</a></span> <br />  <span class="sectionToc" >6.1 <a -href="#x1-440006.1" id="QQ2-1-73">Analysis Inserter</a></span> +href="#x1-420006.1" id="QQ2-1-62">Schematic creation for PCB design</a></span> <br />   <span class="subsectionToc" >6.1.1 <a -href="#x1-450006.1.1" id="QQ2-1-75">Types of analysis</a></span> +href="#x1-430006.1.1" id="QQ2-1-64">Netlist generation for PCB</a></span> + <br />   <span class="subsectionToc" >6.1.2 <a -href="#x1-490006.1.2" id="QQ2-1-79">DC analysis inserter</a></span> +href="#x1-440006.1.2" id="QQ2-1-66">Mapping of components using Footprint Editor</a></span> <br />   <span class="subsectionToc" >6.1.3 <a -href="#x1-500006.1.3" id="QQ2-1-81">AC analysis inserter</a></span> +href="#x1-450006.1.3" id="QQ2-1-67">Familiarising the Footprint Editor tool</a></span> <br />   <span class="subsectionToc" >6.1.4 <a -href="#x1-510006.1.4" id="QQ2-1-83">Transient analysis inserter</a></span> +href="#x1-470006.1.4" id="QQ2-1-71">Viewing footprints in 2D and 3D</a></span> +<br />   <span class="subsectionToc" >6.1.5 <a +href="#x1-480006.1.5" id="QQ2-1-75">Mapping of components in the RC circuit</a></span> <br />  <span class="sectionToc" >6.2 <a -href="#x1-520006.2" id="QQ2-1-85">Adding Source Details</a></span> -<br />  <span class="sectionToc" >6.3 <a -href="#x1-530006.3" id="QQ2-1-88">Adding Ngspice Model</a></span> -<br />  <span class="sectionToc" >6.4 <a -href="#x1-540006.4" id="QQ2-1-89">Adding Device Model Library</a></span> -<br />  <span class="sectionToc" >6.5 <a -href="#x1-550006.5" id="QQ2-1-92">Adding Sub Circuit</a></span> -<br />  <span class="sectionToc" >6.6 <a -href="#x1-560006.6" id="QQ2-1-93">Kicad to Ngspice Conversion</a></span> -<br />  <span class="sectionToc" >6.7 <a -href="#x1-570006.7" id="QQ2-1-95">Simulation</a></span> +href="#x1-490006.2" id="QQ2-1-77">Creation of PCB layout</a></span> +<br />   <span class="subsectionToc" >6.2.1 <a +href="#x1-500006.2.1" id="QQ2-1-78">Familiarizing the Layout Editor tool</a></span> +<br />   <span class="subsectionToc" >6.2.2 <a +href="#x1-520006.2.2" id="QQ2-1-82">Hotkeys</a></span> +<br />   <span class="subsectionToc" >6.2.3 <a +href="#x1-530006.2.3" id="QQ2-1-83">PCB design example using RC circuit</a></span> <br /> <span class="chapterToc" >7 <a -href="#x1-580007" id="QQ2-1-100">PCB Design</a></span> +href="#x1-540007" id="QQ2-1-98">Model Editor</a></span> <br />  <span class="sectionToc" >7.1 <a -href="#x1-590007.1" id="QQ2-1-101">Schematic creation for PCB design</a></span> -<br />   <span class="subsectionToc" >7.1.1 <a -href="#x1-600007.1.1" id="QQ2-1-103">Netlist generation for PCB</a></span> -<br />   <span class="subsectionToc" >7.1.2 <a -href="#x1-610007.1.2" id="QQ2-1-105">Mapping of components using Footprint Editor</a></span> -<br />   <span class="subsectionToc" >7.1.3 <a -href="#x1-620007.1.3" id="QQ2-1-106">Familiarising the Footprint Editor tool</a></span> -<br />   <span class="subsectionToc" >7.1.4 <a -href="#x1-640007.1.4" id="QQ2-1-110">Viewing footprints in 2D and 3D</a></span> -<br />   <span class="subsectionToc" >7.1.5 <a -href="#x1-650007.1.5" id="QQ2-1-114">Mapping of components in the RC circuit</a></span> +href="#x1-550007.1" id="QQ2-1-100">Creating New Model Library </a></span> <br />  <span class="sectionToc" >7.2 <a -href="#x1-660007.2" id="QQ2-1-116">Creation of PCB layout</a></span> -<br />   <span class="subsectionToc" >7.2.1 <a -href="#x1-670007.2.1" id="QQ2-1-117">Familiarizing the Layout Editor tool</a></span> -<br />   <span class="subsectionToc" >7.2.2 <a -href="#x1-690007.2.2" id="QQ2-1-121">Hotkeys</a></span> -<br />   <span class="subsectionToc" >7.2.3 <a -href="#x1-700007.2.3" id="QQ2-1-122">PCB design example using RC circuit</a></span> +href="#x1-560007.2" id="QQ2-1-105">Editing Current Model Library</a></span> +<br />  <span class="sectionToc" >7.3 <a +href="#x1-570007.3" id="QQ2-1-107">Uploading external .lib file to eSim repository</a></span> <br /> <span class="chapterToc" >8 <a -href="#x1-710008" id="QQ2-1-137">Model Editor</a></span> +href="#x1-580008" id="QQ2-1-108">SubCircuit Builder</a></span> <br />  <span class="sectionToc" >8.1 <a -href="#x1-720008.1" id="QQ2-1-139">Creating New Model Library </a></span> +href="#x1-590008.1" id="QQ2-1-110">Creating a SubCircuit</a></span> <br />  <span class="sectionToc" >8.2 <a -href="#x1-730008.2" id="QQ2-1-144">Editing Current Model Library</a></span> -<br />  <span class="sectionToc" >8.3 <a -href="#x1-740008.3" id="QQ2-1-146">Converting Library file to XML file</a></span> +href="#x1-600008.2" id="QQ2-1-118">Edit a Subcircuit</a></span> <br /> <span class="chapterToc" >9 <a -href="#x1-750009" id="QQ2-1-147">Sub-Circuit Builder</a></span> +href="#x1-610009" id="QQ2-1-119">Solved Examples</a></span> <br />  <span class="sectionToc" >9.1 <a -href="#x1-760009.1" id="QQ2-1-149">Creating a Sub-Circuit</a></span> -<br /> <span class="appendixToc" >A <a -href="#x1-77000A" id="QQ2-1-152">Solved Examples</a></span> -<br />  <span class="sectionToc" >A.1 <a -href="#x1-78000A.1" id="QQ2-1-153">Solved Examples</a></span> -<br />   <span class="subsectionToc" >A.1.1 <a -href="#x1-79000A.1.1" id="QQ2-1-154">Basic RC Circuit</a></span> -<br />   <span class="subsectionToc" >A.1.2 <a -href="#x1-82000A.1.2" id="QQ2-1-163">Half Wave Rectifier</a></span> -<br />   <span class="subsectionToc" >A.1.3 <a -href="#x1-85000A.1.3" id="QQ2-1-173">Inverting Amplifier</a></span> -<br />   <span class="subsectionToc" >A.1.4 <a -href="#x1-88000A.1.4" id="QQ2-1-183">Precision Rectifier</a></span> -<br />   <span class="subsectionToc" >A.1.5 <a -href="#x1-91000A.1.5" id="QQ2-1-194">Half Adder Example</a></span> +href="#x1-620009.1" id="QQ2-1-120">Solved Examples</a></span> +<br />   <span class="subsectionToc" >9.1.1 <a +href="#x1-630009.1.1" id="QQ2-1-121">Basic RC Circuit</a></span> +<br />   <span class="subsectionToc" >9.1.2 <a +href="#x1-660009.1.2" id="QQ2-1-136">Half Wave Rectifier</a></span> +<br />   <span class="subsectionToc" >9.1.3 <a +href="#x1-690009.1.3" id="QQ2-1-143">Precision Rectifier</a></span> +<br />   <span class="subsectionToc" >9.1.4 <a +href="#x1-720009.1.4" id="QQ2-1-150">Inverting Amplifier</a></span> +<br />   <span class="subsectionToc" >9.1.5 <a +href="#x1-750009.1.5" id="QQ2-1-157">Half Adder Example</a></span> <br /> <span class="chapterToc" > <a -href="#Q1-1-206">References </a></span> +href="#Q1-1-166">References </a></span> </div> - <h3 class="likesectionHead"><a - id="x1-2000"></a>List of Acronyms</h3> -<a - id="Q1-1-3"></a> - - <div class="tabular"> <table id="TBL-1" class="tabular" -cellspacing="0" cellpadding="0" -><colgroup id="TBL-1-1g"><col -id="TBL-1-1"><col -id="TBL-1-2"></colgroup><tr - style="vertical-align:baseline;" id="TBL-1-1-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-1-1" -class="td11"> </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-2-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-2-1" -class="td11">ADC</td><td style="white-space:wrap; text-align:left;" id="TBL-1-2-2" -class="td11"><!--l. 4--><p class="noindent" >Analog to Digital Converter </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-3-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-3-1" -class="td11">BJT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-3-2" -class="td11"><!--l. 5--><p class="noindent" >Bipolar Junction Transistor </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-4-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-4-1" -class="td11">BV </td><td style="white-space:wrap; text-align:left;" id="TBL-1-4-2" -class="td11"><!--l. 6--><p class="noindent" >Breakdown Voltage </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-5-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-5-1" -class="td11">CCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-5-2" -class="td11"><!--l. 7--><p class="noindent" >Current Controlled Current Source </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-6-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-6-1" -class="td11">CCVS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-6-2" -class="td11"><!--l. 8--><p class="noindent" >Current Controlled Voltage Source</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-7-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-7-1" -class="td11">CPU </td><td style="white-space:wrap; text-align:left;" id="TBL-1-7-2" -class="td11"><!--l. 9--><p class="noindent" >Central Processing Unit </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-8-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-8-1" -class="td11">DAC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-8-2" -class="td11"><!--l. 10--><p class="noindent" >Digital to Analog Converter </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-9-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-9-1" -class="td11">DRC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-9-2" -class="td11"><!--l. 11--><p class="noindent" >Design Rules Check </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-10-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-10-1" -class="td11">DXF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-10-2" -class="td11"><!--l. 12--><p class="noindent" >Drawing Interchange Format or Drawing Exchange Format </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-11-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-11-1" -class="td11">EDA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-11-2" -class="td11"><!--l. 13--><p class="noindent" >Electronic Design Automation </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-12-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-12-1" -class="td11">ERC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-12-2" -class="td11"><!--l. 14--><p class="noindent" >Electric Rules Check </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-13-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-13-1" -class="td11">FOSS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-13-2" -class="td11"><!--l. 15--><p class="noindent" >Free and Open Source Software</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-14-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-14-1" -class="td11">FPGA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-14-2" -class="td11"><!--l. 16--><p class="noindent" >Field Programmable Gate Array </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-15-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-15-1" -class="td11">gEDA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-15-2" -class="td11"><!--l. 17--><p class="noindent" >Electronic Design Automation released under GPL </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-16-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-16-1" -class="td11">GUI </td><td style="white-space:wrap; text-align:left;" id="TBL-1-16-2" -class="td11"><!--l. 18--><p class="noindent" >Graphical User Interface </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-17-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-17-1" -class="td11">HDL </td><td style="white-space:wrap; text-align:left;" id="TBL-1-17-2" -class="td11"><!--l. 19--><p class="noindent" >Hardware Descrition Language </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-18-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-18-1" -class="td11">HPGL </td><td style="white-space:wrap; text-align:left;" id="TBL-1-18-2" -class="td11"><!--l. 20--><p class="noindent" >Hewlett-Packard Graphics Language </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-19-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-19-1" -class="td11">IC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-19-2" -class="td11"><!--l. 21--><p class="noindent" >Integrated Circuit </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-20-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-20-1" -class="td11">ICT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-20-2" -class="td11"><!--l. 22--><p class="noindent" >Information and Communication Technology </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-21-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-21-1" -class="td11">IGBT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-21-2" -class="td11"><!--l. 23--><p class="noindent" >Insulated Gate Bipolar Transistor </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-22-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-22-1" -class="td11">JFET </td><td style="white-space:wrap; text-align:left;" id="TBL-1-22-2" -class="td11"><!--l. 24--><p class="noindent" >Junction Field Effect Transistor </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-23-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-23-1" -class="td11">KCE </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-23-2" -class="td11"><!--l. 25--><p class="noindent" >Kirchoff’s Current Law</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-24-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-24-1" -class="td11">KVE </td><td style="white-space:wrap; text-align:left;" id="TBL-1-24-2" -class="td11"><!--l. 26--><p class="noindent" >Kirchoff’s Voltage Law </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-25-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-25-1" -class="td11">LXDE </td><td style="white-space:wrap; text-align:left;" id="TBL-1-25-2" -class="td11"><!--l. 27--><p class="noindent" >Lightweight X11 Desktop Environment </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-26-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-26-1" -class="td11">MNA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-26-2" -class="td11"><!--l. 28--><p class="noindent" >Modified Nodal Analysis </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-27-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-27-1" -class="td11">MOSFET</td><td style="white-space:wrap; text-align:left;" id="TBL-1-27-2" -class="td11"><!--l. 29--><p class="noindent" >Metal Oxide Semiconductor Field Effect Transistor </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-28-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-28-1" -class="td11">NMEICT </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-28-2" -class="td11"><!--l. 30--><p class="noindent" >National Mission on Education through ICT</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-29-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-29-1" -class="td11">Op-amp </td><td style="white-space:wrap; text-align:left;" id="TBL-1-29-2" -class="td11"><!--l. 31--><p class="noindent" >Operational Amplifier </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-30-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-30-1" -class="td11">PCB </td><td style="white-space:wrap; text-align:left;" id="TBL-1-30-2" -class="td11"><!--l. 33--><p class="noindent" >Printed Circuit Board </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-31-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-31-1" -class="td11">RS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-31-2" -class="td11"><!--l. 34--><p class="noindent" >Ohmic Resistance</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-32-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-32-1" -class="td11">SELF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-32-2" -class="td11"><!--l. 35--><p class="noindent" >Spoken Tutorial based Education and Learning through Free -FOSS study </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-33-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-33-1" -class="td11">SVF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-33-2" -class="td11"><!--l. 37--><p class="noindent" >Serial Vector Format </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-34-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-34-1" -class="td11">T10KT </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-34-2" -class="td11"><!--l. 38--><p class="noindent" >Teach 10,000 Teachers</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-35-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-35-1" -class="td11">VCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-35-2" -class="td11"><!--l. 39--><p class="noindent" >Voltage Controlled Current Source </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-36-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-36-1" -class="td11">VCVS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-36-2" -class="td11"><!--l. 40--><p class="noindent" >Voltage Controlled Voltage source </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-37-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-37-1" -class="td11"> </td> </tr></table></div> - -<!--l. 73--><p class="indent" > - - -<!--l. 8--><p class="indent" > + <h2 class="chapterHead"><span class="titlemark">Chapter 1</span><br /><a - id="x1-30001"></a>Introduction</h2> Electronic systems are an integral part of human life. They have + id="x1-20001"></a>Introduction</h2> Electronic systems are an integral part of human life. They have simplified our lives to a great extent. Starting from small systems made of a few discrete components to the present day integrated circuits (ICs) with millions of logic gates, electronic systems have undergone a sea change. As a result, design of @@ -323,9 +176,9 @@ and efficient designs. These are called <span class="cmtt-10x-x-109">Electronic Design Automation </span>or <span class="cmtt-10x-x-109">EDA</span> <a - id="dx1-3001"></a>tools. + id="dx1-2001"></a>tools. <!--l. 20--><p class="noindent" >Let us see the steps involved in EDA.<a - id="dx1-3002"></a> In the first stage, the specifications of the system are + id="dx1-2002"></a> In the first stage, the specifications of the system are laid out. These specifications are then converted to a design. The design could be in the form of a circuit schematic, logical description using an HDL language, etc. The design is then simulated and re-designed, if needed, to achieve the desired @@ -337,14 +190,14 @@ href="#Xeda">9</a>]</span>. <!--l. 31--><p class="indent" > A person who builds an electronic system has to first design the circuit, produce a virtual representation of it through a schematic for easy comprehension, simulate it and finally convert it into a Printed Circuit Board (PCB). <a - id="dx1-3003"></a>There are various tools available that help do -this. Some of the popular EDA tools are those of <span + id="dx1-2003"></a>There are various tools available that will help +us do this. Some of the popular EDA tools are those of <span class="cmtt-10x-x-109">Cadence</span>, <span class="cmtt-10x-x-109">Synopys</span>, <span -class="cmtt-10x-x-109">Mentor Graphics </span>and -<span -class="cmtt-10x-x-109">Xilinx</span>. Although these are fairly comprehensive and high end, their licenses are expensive, -being proprietary. +class="cmtt-10x-x-109">Mentor Graphics</span> +and <span +class="cmtt-10x-x-109">Xilinx</span>. Although these are fairly comprehensive and high end, their licenses are +expensive, being proprietary. <!--l. 40--><p class="indent" > There are some free and open source EDA tools like <span class="cmtt-10x-x-109">gEDA</span>, <span class="cmtt-10x-x-109">KiCad </span>and <span @@ -357,60 +210,49 @@ class="cmtt-10x-x-109">gEDA</span>). To the best of our knowledge, there is no o circuit design, simulation and layout design together. eSim is capable of doing all of the above. <!--l. 49--><p class="indent" > eSim is a free and open source EDA tool. It is an acronym for <span -class="cmbx-10x-x-109">O</span>pen <span -class="cmbx-10x-x-109">s</span>ource <span -class="cmbx-10x-x-109">c</span>omputer -<span -class="cmbx-10x-x-109">a</span>ided <span -class="cmbx-10x-x-109">d</span>esign. eSim is created using open source software packages, such as KiCad, Ngspice, -Scilab and Python. <a - id="dx1-3004"></a><a - id="dx1-3005"></a> <a - id="dx1-3006"></a>Using eSim, one can create circuit schematics, perform simulations and -design PCB layouts. It can create or edit new device models, and create or edit subcircuits for -simulation. This feature is unique to eSim. Because of these reasons, eSim is expected to -be useful to students, teachers and other professionals who would want to study -and/or design electronic systems. eSim is also useful for entrepreneurs and small scale -enterprises who do not have the capability to invest in heavily priced proprietary -tools. +class="cmbx-10x-x-109">E</span>lectronics <span +class="cmbx-10x-x-109">Sim</span>ulation. +eSim is created using open source software packages, such as KiCad, Ngspice and Python. <a + id="dx1-2004"></a><a + id="dx1-2005"></a> +<a + id="dx1-2006"></a>Using eSim, one can create circuit schematics, perform simulations and design PCB +layouts. It can create or edit new device models, and create or edit subcircuits for +simulation. +<!--l. 57--><p class="indent" > Because of these reasons, eSim is expected to be useful for students, teachers and other +professionals who would want to study and/or design electronic systems. eSim is also useful +for entrepreneurs and small scale enterprises who do not have the capability to invest in +heavily priced proprietary tools. <!--l. 63--><p class="indent" > This book introduces eSim to the reader and illustrates all the features of eSim with examples. Chapter <a -href="#x1-40002">2<!--tex4ht:ref: chap2 --></a> gives step by step instructions to install eSim on a typical computer +href="#x1-30002">2<!--tex4ht:ref: chap2 --></a> gives step by step instructions to install eSim on a typical computer system and to validate the installation. The software architecture of eSim is presented in Chapter <a -href="#x1-50003">3<!--tex4ht:ref: chap3 --></a>. Chapter <a -href="#x1-210004">4<!--tex4ht:ref: chap4 --></a> gets the user started with eSim. It takes them through a tour of eSim - -with the help of a simple RC circuit example. Chapter <a -href="#x1-300005">5<!--tex4ht:ref: chap5 --></a> explains how to create circuit -schematics using eSim, in detail using examples. Chapter <a -href="#x1-430006">6<!--tex4ht:ref: chap6 --></a> illustrates how to simulate -circuits using eSim. Chapter <a -href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> explains PCB design using eSim, in detail. The advanced -features of eSim such as Model Builder covered in Chapter <a -href="#x1-710008">8<!--tex4ht:ref: chap8 --></a> and Sub circuiting -is covered in Chapter <a -href="#x1-750009">9<!--tex4ht:ref: chap9 --></a>. Appendix <a -href="#x1-77000A">A<!--tex4ht:ref: ch:appen --></a> presents examples, that have been worked -out using eSim, from the book <span -class="cmtt-10x-x-109">Microelectronic Circuits </span>by Sedra and Smith -<span class="cite"> [<a -href="#Xsedra">1</a>]</span>. -<!--l. 75--><p class="indent" > The following convention has been adopted throughout this book. All the menu names, -options under each menu item, tool names, certain points to be noted, etc., are given in -<span -class="cmti-10x-x-109">italics</span>. Some keywords, names of certain windows/dialog boxes, names of some -files/projects/folders, messages displayed during an activity, names of websites, component -references, etc., are given in <span -class="cmtt-10x-x-109">typewriter </span>font. Some key presses, e.g. <span +href="#x1-40003">3<!--tex4ht:ref: chap3 --></a>. Chapter <a +href="#x1-140004">4<!--tex4ht:ref: chap4 --></a> gets the user started with eSim. It takes them through a tour + +of eSim with the help of a simple RC circuit example. Chapter 5 illustrates how +to simulate circuits. Chapter 6 explains PCB design using eSim, in detail. The +advanced features of eSim such as Model Builder covered in Chapter 7 and Sub +circuiting is covered in Chapter 8. Chapter <a +href="#x1-610009">9<!--tex4ht:ref: chap5 --></a> illustrates how to use eSim for solving +problems. +<!--l. 73--><p class="indent" > The following convention has been adopted throughout this manual.All the +menu names, options under each menu item, tool names, certain points to be noted, +etc., are given in <span +class="cmti-10x-x-109">italics</span>. Some keywords, names of certain windows/dialog boxes, +names of some files/projects/folders, messages displayed during an activity, names +of websites, component references, etc., are given in <span +class="cmtt-10x-x-109">typewriter </span>font. Some key +presses, e.g. <span class="cmtt-10x-x-109">Enter </span>key, <span class="cmtt-10x-x-109">F1 </span>key, <span -class="cmtt-10x-x-109">y </span>for -yes, etc., are also mentioned in <span -class="cmtt-10x-x-109">typewriter </span>font. +class="cmtt-10x-x-109">y </span>for yes, etc., are also mentioned in <span +class="cmtt-10x-x-109">typewriter</span> +font. <h2 class="chapterHead"><span class="titlemark">Chapter 2</span><br /><a - id="x1-40002"></a>Installing and Setting up eSim</h2> + id="x1-30002"></a>Installing eSim</h2> <dl class="enumerate"><dt class="enumerate"> 1. </dt><dd class="enumerate"><span @@ -431,84 +273,79 @@ class="newline" />      class="cmbx-10x-x-109">$ esim </span><br class="newline" />or you can double click on eSim icon created on desktop after installation.</dd></dl> -<!--l. 2--><p class="indent" > - <h2 class="chapterHead"><span class="titlemark">Chapter 3</span><br /><a - id="x1-50003"></a>Architecture of eSim</h2> + id="x1-40003"></a>Architecture of eSim</h2> <!--l. 6--><p class="noindent" >eSim is a CAD <a - id="dx1-5001"></a>tool that helps electronic system designers to design, test and analyse their + id="dx1-4001"></a>tool that helps electronic system designers to design, test and analyse their circuits. But the important feature of this tool is that it is open source and hence the user can modify the source as per his/her need. The software provides a generic, modular and extensible platform for experiment with electronic circuits. This software runs on all -Ubuntu Linux distributions. It uses <span +Ubuntu Linux distributions and some flavours of Windows. It uses <span class="cmtt-10x-x-109">Python</span>, <span -class="cmtt-10x-x-109">KiCad</span>, <span -class="cmtt-10x-x-109">Ngspice </span>and <span -class="cmtt-10x-x-109">Scilab </span>(5.4.0 or -above). -<!--l. 15--><p class="indent" > The objective behind the development of eSim is to provide an open source EDA solution +class="cmtt-10x-x-109">KiCad </span>and +<span +class="cmtt-10x-x-109">Ngspice</span>. +<!--l. 13--><p class="indent" > The objective behind the development of eSim is to provide an open source EDA solution for electronics and electrical engineers. The software should be capable of performing schematic creation, PCB design and circuit simulation (analog, digital and mixed signal). It -should provide facilities to create new models and components. In addition to this, it should -have the capability to explain the circuit by giving symbolic equations and numerical -values. The architecture of eSim has been designed by keeping these objectives in -mind. +should provide facilities to create new models and components. The architecture of eSim has +been designed by keeping these objectives in mind. <h3 class="sectionHead"><span class="titlemark">3.1 </span> <a - id="x1-60003.1"></a>Modules used in eSim</h3> -<!--l. 25--><p class="noindent" >Various open-source tools have been used for the underlying build-up of eSim. In this section + id="x1-50003.1"></a>Modules used in eSim</h3> +<!--l. 21--><p class="noindent" >Various open-source tools have been used for the underlying build-up of eSim. In this section we will give a brief idea about all the modules used in eSim. -<!--l. 27--><p class="noindent" > +<!--l. 23--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.1 </span> <a - id="x1-70003.1.1"></a>EEschema</h4> + id="x1-60003.1.1"></a>Eeschema</h4> <a - id="dx1-7001"></a> + id="dx1-6001"></a> <a - id="dx1-7002"></a> -<!--l. 28--><p class="noindent" >EEschema is an integrated software where all functions of circuit drawing, control, layout, -library management and access to the PCB design software are carried out within itself. It is -the schematic editor tool used in KiCad <span class="cite"> [<a -href="#Xeeschema">11</a>]</span>. EEschema is intended to work with PCB -layout software such as Pcbnew. It provides netlist that describes the electrical connections of -the PCB. EEschema also integrates a component editor which allows the creation, editing and + id="dx1-6002"></a> +<!--l. 24--><p class="noindent" >Eeschema is an integrated software where all functions of circuit drawing, control, layout, +library management and access to the PCB design software are carried out. It is the +schematic editor tool used in KiCad <span class="cite"> [<a +href="#Xeeschema">11</a>]</span>. Eeschema is intended to work with PCB layout +software such as Pcbnew. It provides netlist that describes the electrical connections of the +PCB. Eeschema also integrates a component editor which allows the creation, editing and visualization of components. It also allows the user to effectively handle the symbol -libraries i.e; import, export, addition and deletion of library components. EEschema +libraries i.e; import, export, addition and deletion of library components. Eeschema also integrates the following additional but essential functions needed for a modern schematic capture software: <a - id="x1-7003r1"></a>1. Design rules check <a - id="dx1-7004"></a>(<span + id="x1-6003r1"></a>1. Design rules check <a + id="dx1-6004"></a>(<span class="cmtt-10x-x-109">DRC</span>) for the automatic control of incorrect connections and inputs of components left unconnected. <a - id="x1-7005r2"></a>2. Generation of + id="x1-6005r2"></a>2. Generation of layout files in <span class="cmtt-10x-x-109">POSTSCRIPT</span> <a - id="dx1-7006"></a>or <span + id="dx1-6006"></a>or <span class="cmtt-10x-x-109">HPGL</span> <a - id="dx1-7007"></a>format. <a - id="x1-7008r3"></a>3. Generation of layout files printable via + id="dx1-6007"></a>format. <a + id="x1-6008r3"></a>3. Generation of layout files printable via printer. <a - id="x1-7009r4"></a>4. Bill of material generation. <a - id="x1-7010r5"></a>5. Netlist generation for PCB layout or for + id="x1-6009r4"></a>4. Bill of material generation. <a + id="x1-6010r5"></a>5. Netlist generation for PCB layout or for simulation. This module is indicated by the label 1 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. -<!--l. 49--><p class="indent" > As Eeschema is originally intended for PCB Design, there are no fictitious +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 45--><p class="indent" > As Eeschema is originally intended for PCB Design, there are no fictitious components<span class="footnote-mark"><a -href="oscad2.html#fn1x3"><sup class="textsuperscript">1</sup></a></span><a - id="x1-7011f1"></a> +href="esim2.html#fn1x3"><sup class="textsuperscript">1</sup></a></span><a + id="x1-6011f1"></a> such as voltage or current sources. Thus, we have added a new library for different types of voltage and current sources such as sine, pulse and square wave. We have also built a library which gives printing and plotting solutions. This extension, developed by us for eSim, is indicated by the label 2 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. <h4 class="subsectionHead"><span class="titlemark">3.1.2 </span> <a - id="x1-80003.1.2"></a>CvPcb</h4> + id="x1-70003.1.2"></a>CvPcb</h4> <a - id="dx1-8001"></a> -<!--l. 62--><p class="noindent" >CvPcb is a tool that allows the user to associate components in the schematic to component + id="dx1-7001"></a> +<!--l. 58--><p class="noindent" >CvPcb is a tool that allows the user to associate components in the schematic to component footprints when designing the printed circuit board. CvPcb is the footprint editor tool in KiCad <span class="cite"> [<a -href="#Xeeschema">11</a>]</span>. Typically the netlist file generated by EEschema does not specify which printed +href="#Xeeschema">11</a>]</span>. Typically the netlist file generated by Eeschema does not specify which printed circuit board footprint is associated with each component in the schematic. However, this is not always the case as component footprints can be associated during schematic capture by setting the component’s footprint field. CvPcb provides a convenient method of associating @@ -522,30 +359,30 @@ This is because CvPcb not only allows automatic association, but also allows to see the list of available footprints and displays them on the screen to ensure the correct footprint is being associated. This module is indicated by the label 3 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. -<!--l. 84--><p class="noindent" > +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 80--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.3 </span> <a - id="x1-90003.1.3"></a>Pcbnew</h4> + id="x1-80003.1.3"></a>Pcbnew</h4> <a - id="dx1-9001"></a> -<!--l. 85--><p class="noindent" >Pcbnew is a powerful printed circuit board software tool. It is the layout editor tool + id="dx1-8001"></a> +<!--l. 81--><p class="noindent" >Pcbnew is a powerful printed circuit board software tool. It is the layout editor tool used in KiCad <span class="cite"> [<a href="#Xeeschema">11</a>]</span>. It is used in association with the schematic capture software -EEschema, which provides the netlist. Netlist describes the electrical connections of +Eeschema, which provides the netlist. Netlist describes the electrical connections of the circuit. CvPcb is used to assign each component, in the netlist produced by -EEschema, to a module that is used by Pcbnew. The features of Pcbnew are given +Eeschema, to a module that is used by Pcbnew. The features of Pcbnew are given below: <ul class="itemize1"> <li class="itemize">It manages libraries of modules. Each module is a drawing of the physical component including its footprint<a - id="dx1-9002"></a> - the layout of pads providing connections to the + id="dx1-8002"></a> - the layout of pads providing connections to the component. The required modules are automatically loaded during the reading of the netlist produced by CvPcb. </li> <li class="itemize">Pcbnew integrates automatically and immediately any circuit modification by removal of any erroneous tracks, addition of new components, or by modifying - any value (and under certain conditions any reference) of the old or new modules, + any value (and under certain conditions any reference) of old or new modules, according to the electrical connections appearing in the schematic. </li> <li class="itemize">This tool provides a rats nest display, a hairline connecting the pads of modules @@ -576,121 +413,68 @@ class="cmtt-10x-x-109">SPECCTRA </span>dsn format allows to use more advanced <li class="itemize">display the track/pad clearance.</li></ul> </li></ul> -<!--l. 125--><p class="noindent" >This module is indicated by the label 4 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 121--><p class="noindent" >This module is indicated by the label 4 in Fig. <a +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. <h4 class="subsectionHead"><span class="titlemark">3.1.4 </span> <a - id="x1-100003.1.4"></a>KiCad to Ngspice converter</h4> -<!--l. 128--><p class="noindent" >It converts KiCad generated netlists to Ngspice compatible format. Also it facilitates adding -model library of components and subcircuits. Following are the different functionality lies -under conversion. - <h5 class="subsubsectionHead"><a - id="x1-110003.1.4"></a>Analysis Inserter</h5> -<!--l. 130--><p class="noindent" >This feature helps the user to perform different types of analysis such as Operating -point analysis, <a - id="dx1-11001"></a>DC analysis, <a - id="dx1-11002"></a>AC analysis, <a - id="dx1-11003"></a>transient analysis, <a - id="dx1-11004"></a>etc. It has the facility -to - <ul class="itemize1"> - <li class="itemize">Insert type of analysis such as AC or DC or Transient - </li> - <li class="itemize">Insert values for analysis</li></ul> -<!--l. 139--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-120003.1.4"></a>Source Details</h5> -<!--l. 140--><p class="noindent" >eSim sources are added from eSim-sources package. Sources auch as SINE, AC, DC, PULSE -are in this library. Input to all the sources added in the circuit are given in source -details. - <h5 class="subsubsectionHead"><a - id="x1-130003.1.4"></a>Ngspice Model</h5> -<!--l. 142--><p class="noindent" >eSim adds Ngspice model using this facility. - <h5 class="subsubsectionHead"><a - id="x1-140003.1.4"></a>Device Modeling</h5> -<!--l. 144--><p class="noindent" >Devices like Diode, JFET, MOSFET, IGBT, MOS etc added in the circuit can be modeled -using device model libraries. eSim also provides editing and adding new model libraries. While -converting Kicad to Ngspice these library files added to the corresponding devices used in the -circuit. - - <h5 class="subsubsectionHead"><a - id="x1-150003.1.4"></a>Subcircuits</h5> -<!--l. 146--><p class="noindent" >Subcircuits are the circuits within a circuits. Subcircuiting helps to reuse the part of the -circuits. The sub circuit in the main circuits are added using this facility. Also, eSim provides -us with editing the already existing subcircuits. Sub circuits are saved separately in different -folders. + id="x1-90003.1.4"></a>KiCad to Ngspice converter</h4> +<!--l. 124--><p class="noindent" >We can provide analysis parameters, and the source details through this module. It also +allows us to add and edit the device models and subcircuits, included in the circuit +schematic. Finally, this module facilitates the conversion of KiCad netlist to Ngspice +compatible ones. It is developed by us for eSim and it is indicated by the label 7 in +Fig. <a +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 149--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.5 </span> <a - id="x1-160003.1.5"></a>Model Builder</h4> + id="x1-100003.1.5"></a>Model Builder</h4> <a - id="dx1-16001"></a> -<!--l. 149--><p class="noindent" >This tool provides the facility to define a new model for devices such as, <a - id="x1-16002r1"></a>1. Diode <a - id="x1-16003r2"></a>2. Bipolar + id="dx1-10001"></a> +<!--l. 150--><p class="noindent" >This tool provides the facility to define a new model for devices such as, <a + id="x1-10002r1"></a>1. Diode <a + id="x1-10003r2"></a>2. Bipolar Junction Transistor (BJT) <a - id="x1-16004r3"></a>3. Metal Oxide Semiconductor Field Effect Transistor + id="x1-10004r3"></a>3. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) <a - id="x1-16005r4"></a>4. Junction Field Effect Transistor (JFET) <a - id="x1-16006r5"></a>5. IGBT and <a - id="x1-16007r6"></a>6. Magnetic + id="x1-10005r4"></a>4. Junction Field Effect Transistor (JFET) <a + id="x1-10006r5"></a>5. IGBT and <a + id="x1-10007r6"></a>6. Magnetic core. This module also helps edit existing models. It is developed by us for eSim and it is indicated by the label 5 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. -<!--l. 163--><p class="noindent" > +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 164--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.6 </span> <a - id="x1-170003.1.6"></a>Subcircuit Builder</h4> + id="x1-110003.1.6"></a>Subcircuit Builder</h4> <a - id="dx1-17001"></a> -<!--l. 163--><p class="noindent" >This module allows the user to create a subcircuit for a component. Once the subcircuit for a + id="dx1-11001"></a> +<!--l. 164--><p class="noindent" >This module allows the user to create a subcircuit for a component. Once the subcircuit for a component is created, the user can use it in other circuits. It has the facility to define new components such as, Op-amps and IC-555. This component also helps edit existing subcircuits. This module is developed by us for eSim and it is indicated by the label 6 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. -<!--l. 171--><p class="noindent" > +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 172--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.7 </span> <a - id="x1-180003.1.7"></a>KiCad to Ngspice netlist converter</h4> -<a - id="dx1-18001"></a> -<a - id="dx1-18002"></a> -<a - id="dx1-18003"></a> -<!--l. 173--><p class="noindent" >It converts KiCad generated netlists to Ngspice (see Sec. <a -href="#x1-190003.1.8">3.1.8<!--tex4ht:ref: sec:ngspice --></a>) compatible format. It has the -capability to <a - id="x1-18004r1"></a>1. Insert parameters for fictitious components <a - id="x1-18005r2"></a>2. Convert IC into discrete -blocks <a - id="x1-18006r3"></a>3. Insert D-A and A-D converter at appropriate places <a - id="x1-18007r4"></a>4. Insert plotting -and printing statements in netlist and <a - id="x1-18008r5"></a>5. Find current through all components. -<!--l. 184--><p class="indent" > This module is developed by us for eSim and it is indicated by the label 7 in -Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. - -<!--l. 187--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">3.1.8 </span> <a - id="x1-190003.1.8"></a>Ngspice</h4> + id="x1-120003.1.7"></a>Ngspice</h4> <a - id="dx1-19001"></a> -<!--l. 188--><p class="noindent" >Ngspice is a general purpose circuit simulation program for nonlinear dc, nonlinear transient, -and linear ac analyses <span class="cite"> [<a + id="dx1-12001"></a> +<!--l. 173--><p class="noindent" >Ngspice is a general purpose circuit simulation program for nonlinear dc, nonlinear transient, +and linear ac analysis <span class="cite"> [<a href="#Xngspice-web">12</a>]</span>. Circuits may contain resistors, capacitors, inductors, mutual inductors, independent voltage and current sources, four types of dependent sources, lossless and lossy transmission lines (two separate implementations), switches, uniform + distributed RC lines, and the five most common semiconductor devices: diodes, <a - id="dx1-19002"></a>BJTs, <a - id="dx1-19003"></a>JFETs, MESFETs, and MOSFET. <a - id="dx1-19004"></a>This module is indicated by the label 9 in + id="dx1-12002"></a>BJTs, <a + id="dx1-12003"></a>JFETs, MESFETs, and MOSFET. <a + id="dx1-12004"></a>This module is indicated by the label 9 in Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. -<!--l. 199--><p class="noindent" > +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a>. +<!--l. 184--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">3.2 </span> <a - id="x1-200003.2"></a>Work flow of eSim</h3> -<!--l. 200--><p class="noindent" >Fig. <a -href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a> shows the work flow in eSim. The block diagram consists of mainly three + id="x1-130003.2"></a>Work flow of eSim</h3> +<!--l. 185--><p class="noindent" >Fig. <a +href="#x1-130011">3.1<!--tex4ht:ref: blockd --></a> shows the work flow in eSim. The block diagram consists of mainly three parts: <ul class="itemize1"> <li class="itemize">Schematic Editor @@ -698,52 +482,52 @@ parts: <li class="itemize">PCB Layout Editor </li> <li class="itemize">Circuit Simulators</li></ul> -<!--l. 208--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 193--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-200011"></a> + id="x1-130011"></a> -<!--l. 211--><p class="noindent" ><img +<!--l. 196--><p class="noindent" ><img src="figures/blockdiagram.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 3.1: </span><span -class="content">Work flow in eSim. Boxes with dotted lines denote the modules developed -in this work.</span></div><!--tex4ht:label?: x1-200011 --> +class="content">Work flow in eSim. (Boxes with dotted lines denote the modules developed +in this work).</span></div><!--tex4ht:label?: x1-130011 --> -<!--l. 216--><p class="indent" > </div><hr class="endfigure"> -<!--l. 218--><p class="indent" > Here we explain the role of each block in designing electronic systems. Circuit design is the +<!--l. 201--><p class="indent" > </div><hr class="endfigure"> +<!--l. 203--><p class="indent" > Here we explain the role of each block in designing electronic systems. Circuit design is the first step in the design of an electronic circuit. Generally a circuit diagram is drawn on a -paper, and then entered into a computer using a schematic editor. EEschema is the schematic -editor for eSim. Thus all the functionalities of EEschema are naturally available in eSim. +paper, and then entered into a computer using a schematic editor. Eeschema is the schematic +editor for eSim. Thus all the functionalities of Eeschema are naturally available in eSim. <a - id="dx1-20002"></a> -<!--l. 225--><p class="indent" > Libraries for components, explicitly or implicitly supported by Ngspice, have been created -using the features of EEschema. As EEschema is originally intended for PCB design, there are + id="dx1-13002"></a> +<!--l. 210--><p class="indent" > Libraries for components, explicitly or implicitly supported by Ngspice, have been created +using the features of Eeschema. As Eeschema is originally intended for PCB design, there are no fictitious components such as voltage or current sources. Thus, a new library for different types of voltage and current sources such as sine, pulse and square wave, has been added in eSim. A library which gives the functionality of printing and plotting has also been created. -<!--l. 234--><p class="indent" > The schematic editor provides a netlist file, which describes the electrical connections of +<!--l. 219--><p class="indent" > The schematic editor provides a netlist file, which describes the electrical connections of the design. In order to create a PCB layout, physical components are required to be mapped into their footprints. To perform component to footprint mapping, CvPcb is used. Footprints have been created for the components in the newly created libraries. Pcbnew is used to draw a PCB layout. -<!--l. 242--><p class="indent" > After designing a circuit, it is essential to check the integrity of the circuit design. In the +<!--l. 227--><p class="indent" > After designing a circuit, it is essential to check the integrity of the circuit design. In the case of large electronic circuits, breadboard testing is impractical. In such cases, electronic system designers rely heavily on simulation. The accuracy of the simulation results can be increased by accurate modeling of the circuit elements. Model Builder provides the facility to define a new model for devices and edit existing models. Complex circuit elements can be created by hierarchical modeling. Subcircuit Builder provides an easy way to create a subcircuit. -<!--l. 253--><p class="indent" > The netlist generated by Schematic Editor cannot be directly used for simulation -due to compatibility issues. Netlist Converter converts it into Ngspice compatible -format. The type of simulation to be performed and the corresponding options are -provided through a graphical user interface (GUI). This is called Analysis Inserter in +<!--l. 238--><p class="indent" > The netlist generated by Schematic Editor cannot be directly used for simulation due to +compatibility issues. Netlist Converter converts it into Ngspice compatible format. The +type of simulation to be performed and the corresponding options are provided +through a graphical user interface (GUI). This is called KiCad to Ngspice Converter in eSim. -<!--l. 260--><p class="indent" > eSim uses Ngspice for analog, digital, mixed-level/mixed-signal circuit simulation. Ngspice +<!--l. 245--><p class="indent" > eSim uses Ngspice for analog, digital, mixed-level/mixed-signal circuit simulation. Ngspice is based on three open source software packages<span class="cite"> [<a href="#Xspice">14</a>]</span>: <ul class="itemize1"> @@ -753,70 +537,70 @@ href="#Xspice">14</a>]</span>: </li> <li class="itemize">Xspice (code modeling support and simulation of digital components through an event driven algorithm)</li></ul> -<!--l. 268--><p class="noindent" >It is a part of gEDA <a - id="dx1-20003"></a>project. Ngspice is capable of simulating devices with BSIM, <a - id="dx1-20004"></a>EKV, HICUM, <a - id="dx1-20005"></a><a - id="dx1-20006"></a> +<!--l. 253--><p class="noindent" >It is a part of gEDA <a + id="dx1-13003"></a>project. Ngspice is capable of simulating devices with BSIM, <a + id="dx1-13004"></a>EKV, HICUM, <a + id="dx1-13005"></a><a + id="dx1-13006"></a> HiSim, <a - id="dx1-20007"></a>PSP, <a - id="dx1-20008"></a>and PTM <a - id="dx1-20009"></a>models. It is widely used due to its accuracy even for the latest + id="dx1-13007"></a>PSP, <a + id="dx1-13008"></a>and PTM <a + id="dx1-13009"></a>models. It is widely used due to its accuracy even for the latest technology devices. <h2 class="chapterHead"><span class="titlemark">Chapter 4</span><br /><a - id="x1-210004"></a>Getting Started</h2> + id="x1-140004"></a>Getting Started</h2> <!--l. 5--><p class="noindent" >In this chapter we will get started with eSim. We will run through the various options available with an example circuit. Referring to this chapter will make one familiar with eSim and will help plan the project before actually designing a circuit. Lets get started. <h3 class="sectionHead"><span class="titlemark">4.1 </span> <a - id="x1-220004.1"></a>eSim Main Window</h3> + id="x1-150004.1"></a>eSim Main Window</h3> <!--l. 12--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">4.1.1 </span> <a - id="x1-230004.1.1"></a>Workspace</h4> -<!--l. 13--><p class="noindent" >After installation is completed, when the eSim is run the first window that appears is -workspace dialog as shown in Fig. <a -href="#x1-230011">4.1<!--tex4ht:ref: workspace --></a>. <hr class="figure"><div class="figure" + id="x1-160004.1.1"></a>How to launch eSim in Ubuntu?</h4> +<!--l. 13--><p class="noindent" >After installation is completed, to launch eSim 1. Go to terminal.<br +class="newline" />2. Type <span +class="cmbx-10x-x-109">esim </span>and hit enter.<br +class="newline" />The first window that appears is workspace dialog as shown in Fig. <a +href="#x1-160011">4.1<!--tex4ht:ref: workspace --></a>. <hr class="figure"><div class="figure" > <a - id="x1-230011"></a> + id="x1-160011"></a> -<!--l. 16--><p class="noindent" ><img +<!--l. 19--><p class="noindent" ><img src="figures/workspace.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.1: </span><span -class="content">eSim-Workspace</span></div><!--tex4ht:label?: x1-230011 --> - -<!--l. 19--><p class="indent" > </div><hr class="endfigure"> -<!--l. 21--><p class="indent" > The default eSim-Workspace can be chosen if the <span -class="cmti-10x-x-109">ok </span>or <span -class="cmti-10x-x-109">cancel </span>button is clicked. Else to -create new workspace <span -class="cmti-10x-x-109">browse </span>button is used. +class="content">eSim-Workspace</span></div><!--tex4ht:label?: x1-160011 --> + +<!--l. 22--><p class="indent" > </div><hr class="endfigure"> +<!--l. 24--><p class="indent" > The default workspace is eSim-Workspace under home directory. To create new workspace +use <span +class="cmti-10x-x-109">browse </span>option. <h4 class="subsectionHead"><span class="titlemark">4.1.2 </span> <a - id="x1-240004.1.2"></a>Main-GUI</h4> -<!--l. 24--><p class="noindent" >The main GUI window of eSim is as shown in Fig. <a -href="#x1-240012">4.2<!--tex4ht:ref: maingui --></a> <hr class="figure"><div class="figure" + id="x1-170004.1.2"></a>Main-GUI</h4> +<!--l. 27--><p class="noindent" >The main GUI window of eSim is as shown in Fig. <a +href="#x1-170012">4.2<!--tex4ht:ref: maingui --></a> <hr class="figure"><div class="figure" > <a - id="x1-240012"></a> + id="x1-170012"></a> -<!--l. 27--><p class="noindent" ><img +<!--l. 30--><p class="noindent" ><img src="figures/maingui.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.2: </span><span -class="content">eSim Main GUI</span></div><!--tex4ht:label?: x1-240012 --> +class="content">eSim Main GUI</span></div><!--tex4ht:label?: x1-170012 --> -<!--l. 30--><p class="indent" > </div><hr class="endfigure"> -<!--l. 31--><p class="indent" > The eSim main GUI window consists the following symbols. +<!--l. 33--><p class="indent" > </div><hr class="endfigure"> +<!--l. 34--><p class="indent" > The eSim main window consists of the following symbols. <dl class="enumerate"><dt class="enumerate"> 1. </dt><dd class="enumerate">Toolbar @@ -833,302 +617,226 @@ class="enumerate">Dockarea 5. </dt><dd class="enumerate">Console area</dd></dl> <h5 class="subsubsectionHead"><a - id="x1-250004.1.2"></a>Toolbar</h5> - <ul class="itemize1"> - <li class="itemize">Open Schematic The first tool on the toolbar i.e. <span -class="cmti-10x-x-109">Schematic Editor</span><a - id="dx1-25001"></a>. Doing so - will open EEschema, the schematic editor used in eSim. If a new project is being - created, one will get the schematic editor window with an info dialog box. This is - illustrated in Fig. <a -href="#x1-250023">4.3<!--tex4ht:ref: warning --></a>. This warning can be safely ignored by clicking on <span -class="cmtt-10x-x-109">OK</span>. - <!--l. 50--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250023"></a> <img -src="figures/warning.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.3: </span><span -class="content">Schematic Editor Window</span></div><!--tex4ht:label?: x1-250023 --> - <!--l. 55--><p class="noindent" ></div><hr class="endfigure"> - <!--l. 57--><p class="noindent" >However, if an already existing project is opened, one would get the schematic - editor window along with a Load error<a - id="dx1-25003"></a>. This is illustrated in Fig. <a -href="#x1-250044">4.4<!--tex4ht:ref: schematic-error --></a>. This - error occurs because the schematic that is opened has not been loaded with - the libraries mentioned in the Load Error message. Close the Load Error - message by clicking on the <span -class="cmtt-10x-x-109">Close </span>button. The RC circuit diagram opens up - as shown in Fig. <a -href="#x1-250055">4.5<!--tex4ht:ref: eeschema --></a>. Now the circuit schematic can be created/edited. To - know how to use the schematic editor to create circuit schematics, refer to - Chapter <a -href="#x1-300005">5<!--tex4ht:ref: chap5 --></a>. - <!--l. 68--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250044"></a> <img -src="figures/schematic-error.png" alt="PIC" + id="x1-180004.1.2"></a>Toolbar</h5> +<!--l. 44--><p class="noindent" ><hr class="figure"><div class="figure" > -<br /> <div class="caption" -><span class="id">Figure 4.4: </span><span -class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-250044 --> - <!--l. 73--><p class="noindent" ></div><hr class="endfigure"> - <!--l. 76--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250055"></a> <img -src="figures/eeschema.png" alt="PIC" +<a + id="x1-180013"></a> + + +<!--l. 46--><p class="noindent" ><img +src="figures/guitoolbar.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 4.5: </span><span -class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-250055 --> - <!--l. 81--><p class="noindent" ></div><hr class="endfigure"> +><span class="id">Figure 4.3: </span><span +class="content">Toolbar</span></div><!--tex4ht:label?: x1-180013 --> + +<!--l. 49--><p class="noindent" ></div><hr class="endfigure"> + <ul class="itemize1"> + <li class="itemize">Open Schematic: The first tool on the toolbar i.e. <span +class="cmti-10x-x-109">Schematic Editor</span><a + id="dx1-18002"></a>. Clicking on + this button will open Eeschema, the KiCad schematic editor. </li> - <li class="itemize">Convert Kicad to Ngspice: The second tool on the toolbar is the <span -class="cmti-10x-x-109">Kicad to Ngspice</span> + <li class="itemize">Convert KiCad to Ngspice: This converter converts KiCad spice netlist into + Ngspice compatible netlist. The KiCad to Ngspice window consists of total five + tabs as namely <span +class="cmti-10x-x-109">Analysis, Device Model, Source Details, Model Library, Subcircuits</span>. + Once the values have been entered, press the <span +class="cmtt-10x-x-109">Convert </span>key. It will generate <span -class="cmti-10x-x-109">Converter </span>. Before one uses this tool, one should have already created the - spice netlist file (.cir). This file is not compatible with Ngspice. The analysis - window consists of total five tabs as namely <span -class="cmti-10x-x-109">Analysis, Device Model, Source</span> - <span -class="cmti-10x-x-109">Details, Model Library, Subcircuits</span>, out of which only analysis tab is static and - remaining tabs are dynamic. The widgets in the dynamic tab depends on the - components included in the circuit. It consists of the parameters depending - upon the type of sources used. Once the values have been entered, press the +class="cmtt-10x-x-109">.cir.out </span>file in the same project directory.<br +class="newline" />Note that <span +class="cmti-10x-x-109">KiCad to Ngspice Converter </span>can only be used if current project has + created the KiCad spice netlist file <span +class="cmtt-10x-x-109">.cir</span>.<br +class="newline" /> + <!--l. 62--><p class="noindent" >The details of tabs under KiCad to Ngspice converter are as follows:<br +class="newline" /> + <h5 class="subsubsectionHead"><a + id="x1-190004.1.2"></a>Analysis</h5> + <!--l. 65--><p class="noindent" >This feature helps the user to perform different types of analysis such as Operating + point analysis, <a + id="dx1-19001"></a>DC analysis, <a + id="dx1-19002"></a>AC analysis, <a + id="dx1-19003"></a>transient analysis. <a + id="dx1-19004"></a>It has the facility + to + <ul class="itemize2"> + <li class="itemize">Insert type of analysis such as AC or DC or Transient + </li> + <li class="itemize">Insert values for analysis</li></ul> + <!--l. 73--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-200004.1.2"></a>Source Details</h5> + <!--l. 74--><p class="noindent" >eSim sources are added from <span +class="cmtt-10x-x-109">eSim</span><span +class="cmtt-10x-x-109">_Sources </span>library. Source such as <span +class="cmti-10x-x-109">SINE, AC, DC,</span> <span -class="cmtt-10x-x-109">Convert </span>key. It will generate <span -class="cmtt-10x-x-109">.cir.out </span>and <span -class="cmtt-10x-x-109">.cir.ckt </span>files in the same project - directory. +class="cmti-10x-x-109">PULSE </span>are in this library. The parameter values to all the sources added in the + shcematic can be given through ’Source Details’. + + <!--l. 76--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-210004.1.2"></a>Ngspice Model</h5> + <!--l. 77--><p class="noindent" >Ngspice has in built model such as <span +class="cmti-10x-x-109">flipflop(D,SR,JK,T),gain,summer </span>etc. which can be + utilised while building a circuit. eSim allows to add and modify Ngspice model + parameter through Ngspice Model tab. + <!--l. 80--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-220004.1.2"></a>Device Modeling</h5> + <!--l. 81--><p class="noindent" >Devices like <span +class="cmti-10x-x-109">Diode, JFET, MOSFET, IGBT, MOS </span>etc used in the circuit can be + modeled using device model libraries. eSim also provides editing and adding new model + libraries. While converting KiCad to Ngspice, these library files are added to the + corresponding devices used in the circuit. + <!--l. 83--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-230004.1.2"></a>Subcircuits</h5> + <!--l. 84--><p class="noindent" >Subcircuits are circuits within circuit. Subcircuiting helps to reuse the parts of the + circuits. The subcircuits in the main circuits are added using this facility. Also, eSim + provides us with the facility to edit already existing subcircuits. </li> - <li class="itemize">Simulation: The suitable netlist generated using <span -class="cmti-10x-x-109">Kicad to Ngspice</span>. This file is - stimulated using Ngspice tool. Clicking on this tool <span -class="cmti-10x-x-109">Simulation</span>, Ngspice and - Python plotting window will open, as shown in Fig. <a -href="#x1-250066">4.6<!--tex4ht:ref: simulation-op --></a>. It shows the output - waveform of project. <hr class="figure"><div class="figure" + <li class="itemize">Simulation: The netlist generated using the <span +class="cmti-10x-x-109">KiCad to Ngspice </span>converter is + simulated using simulation button. Clicking on the <span +class="cmti-10x-x-109">Simulation </span>button will run + the Ngspice simulation for current project. Python plotting window will open, as + shown in Fig. <a +href="#x1-230014">4.4<!--tex4ht:ref: simulation-op --></a>. It shows the output waveform of current project. In the + Ngspice tab we can view the output plotted by Ngspice. <hr class="figure"><div class="figure" ><a - id="x1-250066"></a> <img + id="x1-230014"></a> <img src="figures/simulation-op.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 4.6: </span><span -class="content">Simulation Output in Python Plotting Window</span></div><!--tex4ht:label?: x1-250066 --> - <!--l. 96--><p class="noindent" ></div><hr class="endfigure"> +><span class="id">Figure 4.4: </span><span +class="content">Simulation Output in Python Plotting Window</span></div><!--tex4ht:label?: x1-230014 --> + <!--l. 94--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">Foot Print Editor: Clicking on the <span class="cmti-10x-x-109">Footprint Editor </span>tool will open the <span -class="cmtt-10x-x-109">CvPcb</span> <a - id="dx1-25007"></a>window. - This window will ideally open the .net file for the current project. So, before using this - tool, one should have the netlist for PCB design (a .net file). To know more about how - to generate netlist for PCB, refer to Sec. <a -href="#x1-600007.1.1">7.1.1<!--tex4ht:ref: netc --></a>. - <!--l. 106--><p class="noindent" >Open the project <span -class="cmtt-10x-x-109">RC</span><span -class="cmtt-10x-x-109">_pcb </span>available in the <span -class="cmtt-10x-x-109">Examples </span>folder downloaded from the eSim - website. On clicking the <span -class="cmti-10x-x-109">Footprint Editor </span>tool, we see the corresponding RC_pcb.net file - for RC circuit. This window is shown in Fig. <a -href="#x1-250107">4.7<!--tex4ht:ref: CvPcb-window --></a>. The main purpose of this window is to - let one choose the footprints for the various components in the circuit. Let us view the - footprint <span -class="cmtt-10x-x-109">C1 </span>for capacitor C1. Click on <span -class="cmtt-10x-x-109">C1 </span>from the right hand side of CvPcb - window. Click on <span -class="cmti-10x-x-109">View Selected Footprint </span>tool from the tool bar of CvPcb<a - id="dx1-25008"></a> - window. This will show the footprint corresponding to C1. This is illustrated in - Fig. <a -href="#x1-250118">4.8<!--tex4ht:ref: footprint-c1 --></a>. To know more about how to assign footprints<a - id="dx1-25009"></a> to components, see - Chapter <a -href="#x1-580007">7<!--tex4ht:ref: chap7 --></a>. - <!--l. 119--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250107"></a> <img -src="figures/CvPCB-window.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.7: </span><span -class="content">CvPCB Window</span></div><!--tex4ht:label?: x1-250107 --> - <!--l. 124--><p class="noindent" ></div><hr class="endfigure"> - - <!--l. 126--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250118"></a> <img -src="figures/footprint-c1.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.8: </span><span -class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-250118 --> - <!--l. 131--><p class="noindent" ></div><hr class="endfigure"> +class="cmtt-10x-x-109">CvPcb</span> + <a + id="dx1-23002"></a>window. This window will ideally open the .net file for the current project. So, + before using this tool, one should have the netlist for PCB design (a .net + file). </li> - <li class="itemize">PCB Layout: Open the RC_pcb project available in <span -class="cmtt-10x-x-109">Examples</span>. Clicking on the - <span + <li class="itemize">PCB Layout: Clicking on the <span class="cmti-10x-x-109">Layout Editor </span>tool will open <span class="cmtt-10x-x-109">Pcbnew</span><a - id="dx1-25012"></a>, the layout editor used in eSim. This - shows the PCB design for RC circuit. In this window, one will create the - PCB. It involves laying tracks and vias, performing optimum routing of tracks, - creating one or more copper layers for PCB, etc. The PCB design for RC - circuit is shown in Fig. <a -href="#x1-250139">4.9<!--tex4ht:ref: pcb-RC --></a>. This is how the PCB will look like when one - actually prints it on a copper-clad board. It will be saved as a <span -class="cmtt-10x-x-109">.brd </span>file in the - same directory. Chapter <a -href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> explains how to use the <span -class="cmti-10x-x-109">Layout Editor </span>to design a - PCB. - <!--l. 145--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-250139"></a><img -src="figures/pcb-rc.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.9: </span><span -class="content">PCB design for RC circuit</span></div><!--tex4ht:label?: x1-250139 --> - <!--l. 150--><p class="noindent" ></div><hr class="endfigure"> + id="dx1-23003"></a>, the layout editor + + used in eSim. In this window, one will create the PCB. It involves laying + tracks and vias, performing optimum routing of tracks, creating one or more + copper layers for PCB, etc. It will be saved as a <span +class="cmtt-10x-x-109">.brd </span>file in the current project + directory. </li> - <li class="itemize">Model Editor: eSim also gives an option to re-configure the model of a component. It - facilitates the user to change models of components such as diode, transistor, MOSFET, - etc. When one clicks on the <span -class="cmti-10x-x-109">Model Builder </span>tool, the window as shown in Fig. <a -href="#x1-2501410">4.10<!--tex4ht:ref: model-builder-blank --></a> will - appear. - <!--l. 160--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-2501410"></a> <img -src="figures/modeleditor.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.10: </span><span -class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-2501410 --> - <!--l. 165--><p class="noindent" ></div><hr class="endfigure"> - <!--l. 166--><p class="noindent" >To create a new model library <span -class="cmtt-10x-x-109">New </span>button is clicked which then opens the template - library folder. We can choose from the template library that can be edited, to create the - new library and the click on <span -class="cmtt-10x-x-109">Save </span>to save the edited model library. Also the existing - library can be edited using <span -class="cmtt-10x-x-109">Edit </span>option. The user can also use their own library by - uploading it using <span -class="cmtt-10x-x-109">Upload </span>button. - <!--l. 169--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-2501511"></a> <img -src="figures/model.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.11: </span><span -class="content">Model Editor with Diode Model</span></div><!--tex4ht:label?: x1-2501511 --> -<a - id="dx1-25016"></a> - <!--l. 175--><p class="noindent" ></div><hr class="endfigure"> + <li class="itemize">Model Editor: eSim also gives an option to re-configure the model library of a device. It + facilitates the user to change model library of devices such as diode, transistor, + MOSFET, etc. </li> <li class="itemize">Subcircuit: eSim has an option to build subcircuits. The subcircuits can again have components having subcircuits and so on. This enables users to build commonly used circuits as subcircuits and then use it across circuits. For example, one can build a 12 - Volt power supply as a subcircuit and then use it as just a single component across - circuits without having the need to recreate it. Clicking on <span -class="cmti-10x-x-109">Subcircuit Builder</span> - tool will allow one to edit or create a subcircuit. To know how to make a - subcircuit, refer to Chapter <a -href="#x1-580007">7<!--tex4ht:ref: chap7 --></a>. Fig. <a -href="#x1-2501812">4.12<!--tex4ht:ref: lm555n-subcircuit --></a> shows the subcircuit of 555 timer IC. - <a - id="dx1-25017"></a> - <!--l. 189--><p class="noindent" ><hr class="figure"><div class="figure" -><a - id="x1-2501812"></a> <img -src="figures/subcircuit.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 4.12: </span><span -class="content">Subcircuit o1f 555 timer IC</span></div><!--tex4ht:label?: x1-2501812 --> -<a - id="dx1-25019"></a> - <!--l. 195--><p class="noindent" ></div><hr class="endfigure"> + circuits without having to recreate it. Clicking on <span +class="cmti-10x-x-109">Subcircuit Builder </span>tool will allow one + to edit or create a subcircuit. + <!--l. 126--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-240004.1.2"></a>Menubar</h5> + <ul class="itemize2"> + <li class="itemize">New Project: New projects are created in the eSim-workspace. When this + menu is selected, a new window opens up with <span +class="cmtt-10x-x-109">Enter Project name </span>field. + Type the name of the new project and click on OK. A project directory will + be created in eSim-Workspace. The name of this folder will be the same as + that of the project created. Make sure project name does not have any spaces. + </li> + <li class="itemize">Open Project: This opens the file dialog of defalut workspace where the + projects are stored. The project can be selected which is then added in the + project explorer. + </li> + <li class="itemize">Exit: This button closes the project window and exits. + </li> + <li class="itemize">Help: It opens user manual in the dockarea.</li></ul> + + <!--l. 141--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-250004.1.2"></a>Project Explorer</h5> + <!--l. 142--><p class="noindent" >Project explorer has tree of all the project previously added in it. On right clicking the + project we can simply remove or refresh the project in the explorer. Also on + double/right clicking, the project file can be opened in the text editor which can then be + edited. + <!--l. 145--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-260004.1.2"></a>Dockarea</h5> + <!--l. 146--><p class="noindent" >This area is used to open the following windows. + <dl class="enumerate"><dt class="enumerate"> + 1. </dt><dd +class="enumerate">KiCad to Ngspice converter + </dd><dt class="enumerate"> + 2. </dt><dd +class="enumerate">Ngspice plotting + </dd><dt class="enumerate"> + 3. </dt><dd +class="enumerate">Python plotting + </dd><dt class="enumerate"> + 4. </dt><dd +class="enumerate">Model builder + </dd><dt class="enumerate"> + 5. </dt><dd +class="enumerate">Subcircuit builder</dd></dl> + <!--l. 155--><p class="noindent" > + <h5 class="subsubsectionHead"><a + id="x1-270004.1.2"></a>Console Area</h5> + <!--l. 156--><p class="noindent" >Console area provides information about the activity done in current project. </li></ul> -<!--l. 198--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-260004.1.2"></a>Menubar</h5> - <ul class="itemize1"> - <li class="itemize">New Project: New projects are created in the workspace. When selected this menu, - a new window opens up with <span -class="cmtt-10x-x-109">Enter Project name </span>field. Type the name of the - new project here. Click on OK. A folder will be created in the specified directory. - The name of this folder will be the same as that of the project created. - </li> - <li class="itemize">Open Project: This opens the file dialog of defalut workspace where the projects - are stored. The project can be selected which is then added in the project explorer. - </li> - <li class="itemize">Exit: This button closes the project window and exits. - </li> - <li class="itemize">Help:</li></ul> -<!--l. 213--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-270004.1.2"></a>Project Explorer</h5> -<!--l. 214--><p class="noindent" >Project explorer has tree of all the project previously added in it. On right clicking -the project we can simply remove or refresh the project in the explorer. Also on -right clicking the project file can be opened in the text editor which can then be -edited. - -<!--l. 217--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-280004.1.2"></a>Dockarea</h5> -<!--l. 219--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-290004.1.2"></a>Console Area</h5> -<!--l. 220--><p class="noindent" >Console area provides with the errors and active commands running. - -<!--l. 8--><p class="indent" > <h2 class="chapterHead"><span class="titlemark">Chapter 5</span><br /><a - id="x1-300005"></a>Schematic Creation</h2> The first step in the design of an electronic system is the + id="x1-280005"></a>Schematic Creation</h2> The first step in the design of an electronic system is the design of its circuit. This circuit is usually created using a <span class="cmtt-10x-x-109">Schematic Editor</span><a - id="dx1-30001"></a> and is called a + id="dx1-28001"></a> and is called a <span class="cmtt-10x-x-109">Schematic</span>. <a - id="dx1-30002"></a>eSim uses <span -class="cmtt-10x-x-109">EEschema</span> <a - id="dx1-30003"></a>as its schematic editor. EEschema is the schematic editor of + id="dx1-28002"></a>eSim uses <span +class="cmtt-10x-x-109">Eeschema</span> <a + id="dx1-28003"></a>as its schematic editor. Eeschema is the schematic editor of KiCad. <a - id="dx1-30004"></a>It is a powerful schematic editor software. It allows the creation and modification of + id="dx1-28004"></a>It is a powerful schematic editor software. It allows the creation and modification of components and symbol libraries and supports multiple hierarchical layers of printed circuit design. <h3 class="sectionHead"><span class="titlemark">5.1 </span> <a - id="x1-310005.1"></a>Familiarizing the Schematic Editor interface</h3> + id="x1-290005.1"></a>Familiarizing the Schematic Editor interface</h3> <!--l. 22--><p class="noindent" >Fig. <a -href="#x1-310011">5.1<!--tex4ht:ref: eesch1 --></a> shows the schematic editor and the various menu and toolbars. We will explain them +href="#x1-290011">5.1<!--tex4ht:ref: eesch1 --></a> shows the schematic editor and the various menu and toolbars. We will explain them briefly in this section. <hr class="figure"><div class="figure" > <a - id="x1-310011"></a> + id="x1-290011"></a> <div class="center" > <!--l. 25--><p class="noindent" > <!--l. 26--><p class="noindent" ><img -src="figures/eeschema1_corctd.png" alt="PIC" +src="figures/schematic1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.1: </span><span -class="content">Schematic editor with the menu bar and toolbars marked</span></div><!--tex4ht:label?: x1-310011 --> +class="content">Schematic editor with the menu bar and toolbars marked</span></div><!--tex4ht:label?: x1-290011 --> </div> <!--l. 30--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.1.1 </span> <a - id="x1-320005.1.1"></a>Top menu bar</h4> + id="x1-300005.1.1"></a>Top menu bar</h4> <!--l. 35--><p class="noindent" >The top menu bar will be available at the top left corner. Some of the important menu options in the top menu bar are: <dl class="compactenum"><dt class="compactenum"> @@ -1155,7 +863,7 @@ class="compactenum">Save Current sheet as - Save current sheet with a new name. </dd><dt class="compactenum"> (g) </dt><dd class="compactenum">Print - Access to print menu (See Fig. <a -href="#x1-320112">5.2<!--tex4ht:ref: print --></a>). +href="#x1-300112">5.2<!--tex4ht:ref: print --></a>). </dd><dt class="compactenum"> (h) </dt><dd class="compactenum">Plot - Plot the schematic in Postscript, HPGL, SVF or DXF format @@ -1164,7 +872,7 @@ class="compactenum">Plot - Plot the schematic in Postscript, HPGL, SVF or DXF fo class="compactenum">Quit - Quit the schematic editor.</dd></dl> <!--l. 53--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-320112"></a> + id="x1-300112"></a> <div class="center" > <!--l. 54--><p class="noindent" > @@ -1174,14 +882,14 @@ src="figures/print.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.2: </span><span -class="content">Print options</span></div><!--tex4ht:label?: x1-320112 --> +class="content">Print options</span></div><!--tex4ht:label?: x1-300112 --> </div> <!--l. 59--><p class="noindent" ></div><hr class="endfigure"> </dd><dt class="compactenum"> 2. </dt><dd class="compactenum">Place - The place menu has shortcuts for placing various items like components, wire and junction, on to the schematic editor window. See Sec. <a -href="#x1-360005.1.5">5.1.5<!--tex4ht:ref: short --></a> to know more about +href="#x1-340005.1.5">5.1.5<!--tex4ht:ref: short --></a> to know more about various shortcut keys (hotkeys). </dd><dt class="compactenum"> 3. </dt><dd @@ -1202,7 +910,7 @@ class="compactenum">Language - Shows the current list of translations. Use defau </dd><dt class="compactenum"> (e) </dt><dd class="compactenum">Hotkeys - Access to the hot keys menu. See Sec. <a -href="#x1-360005.1.5">5.1.5<!--tex4ht:ref: short --></a> about hotkeys. +href="#x1-340005.1.5">5.1.5<!--tex4ht:ref: short --></a> about hotkeys. </dd><dt class="compactenum"> (f) </dt><dd class="compactenum">Read preferences - Read configuration file. @@ -1212,26 +920,26 @@ class="compactenum">Save preferences - Save configuration file.</dd></dl> </dd></dl> <!--l. 79--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">5.1.2 </span> <a - id="x1-330005.1.2"></a>Top toolbar</h4> + id="x1-310005.1.2"></a>Top toolbar</h4> <a - id="dx1-33001"></a> + id="dx1-31001"></a> <a - id="dx1-33002"></a> + id="dx1-31002"></a> <!--l. 80--><p class="noindent" >Some of the important tools in the top toolbar are discussed below. They are marked in Fig. <a -href="#x1-330033">5.3<!--tex4ht:ref: eeschem2 --></a>. <hr class="figure"><div class="figure" +href="#x1-310033">5.3<!--tex4ht:ref: eeschem2 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-330033"></a> + id="x1-310033"></a> <!--l. 84--><p class="noindent" ><img -src="figures/eeschema2_mod.png" alt="PIC" +src="figures/toptoolbar.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.3: </span><span -class="content">Toolbar on top with important tools marked</span></div><!--tex4ht:label?: x1-330033 --> +class="content">Toolbar on top with important tools marked</span></div><!--tex4ht:label?: x1-310033 --> <!--l. 87--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> @@ -1263,33 +971,33 @@ class="compactenum">Check ERC - Do Electric Rules Check for the schematic 9. </dt><dd class="compactenum">Create BOM - Create a Bill of Materials of the schematic</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.3 </span> <a - id="x1-340005.1.3"></a>Toolbar on the right</h4> + id="x1-320005.1.3"></a>Toolbar on the right</h4> <a - id="dx1-34001"></a> + id="dx1-32001"></a> <a - id="dx1-34002"></a> + id="dx1-32002"></a> <!--l. 104--><p class="noindent" >The toolbar on the right side of the schematic editor window has many important tools. Some of them are marked in Fig. <a -href="#x1-340034">5.4<!--tex4ht:ref: eeschem3 --></a>. <hr class="figure"><div class="figure" +href="#x1-320034">5.4<!--tex4ht:ref: eeschem3 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-340034"></a> + id="x1-320034"></a> <!--l. 108--><p class="noindent" ><img -src="figures/eeschema3_mod.png" alt="PIC" +src="figures/rightoolbar.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.4: </span><span -class="content">Toolbar on right with important tools marked</span></div><!--tex4ht:label?: x1-340034 --> +class="content">Toolbar on right with important tools marked</span></div><!--tex4ht:label?: x1-320034 --> <!--l. 111--><p class="indent" > </div><hr class="endfigure"> <!--l. 112--><p class="indent" > Let us now look at each of these tools and their uses. <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd class="compactenum">Place a component - Load a component to the schematic. See Sec. <a -href="#x1-380005.2.1">5.2.1<!--tex4ht:ref: selplace --></a> for more +href="#x1-360005.2.1">5.2.1<!--tex4ht:ref: selplace --></a> for more details. </dd><dt class="compactenum"> 2. </dt><dd @@ -1312,32 +1020,28 @@ class="compactenum">Place a global label - Place a global label (these are conne diagrams in the hierarchy) </dd><dt class="compactenum"> 8. </dt><dd -class="compactenum">Create a hierarchical sheet - Create a sub-sheet within the root sheet in the - hierarchy. Hierarchical schematics are a good solution for big projects - </dd><dt class="compactenum"> - 9. </dt><dd class="compactenum">Place a text or comment - Place a text or comment in the schematic</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.4 </span> <a - id="x1-350005.1.4"></a>Toolbar on the left</h4> + id="x1-330005.1.4"></a>Toolbar on the left</h4> <a - id="dx1-35001"></a> + id="dx1-33001"></a> <a - id="dx1-35002"></a> + id="dx1-33002"></a> <!--l. 126--><p class="noindent" >Some of the important tools in the toolbar on the left are discussed below. They are marked in Fig. <a -href="#x1-350035">5.5<!--tex4ht:ref: eeschem4 --></a>. <hr class="figure"><div class="figure" +href="#x1-330035">5.5<!--tex4ht:ref: eeschem4 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-350035"></a> + id="x1-330035"></a> <!--l. 130--><p class="noindent" ><img -src="figures/eeschema4_mod.png" alt="PIC" +src="figures/lefttoolbar.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.5: </span><span -class="content">Toolbar on left with important tools marked</span></div><!--tex4ht:label?: x1-350035 --> +class="content">Toolbar on left with important tools marked</span></div><!--tex4ht:label?: x1-330035 --> <!--l. 133--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> @@ -1349,14 +1053,14 @@ class="compactenum">Show/Hide grid - Show or Hide the grid in the schematic edit class="compactenum">Show hidden pins - Show hidden pins of certain components, for example, power pins of certain ICs.</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.5 </span> <a - id="x1-360005.1.5"></a>Hotkeys</h4> -<!--l. 140--><p class="noindent" >!Schematic Editor A set of keyboard keys are associated with various operations in the -schematic editor. These keys save time and make it easy to switch from one operation to -another. The list of hotkeys can be viewed by going to Preferences in the top menu bar. -Choose <span -class="cmti-10x-x-109">Hotkeys </span>and select <span -class="cmti-10x-x-109">List current keys</span>. The hotkeys can also be edited by selecting the -option <span + id="x1-340005.1.5"></a>Hotkeys</h4> +<!--l. 142--><p class="noindent" >A set of keyboard keys are associated with various operations in the schematic editor. These +keys save time and make it easy to switch from one operation to another. The list of hotkeys +can be viewed by going to Preferences in the top menu bar. Choose <span +class="cmti-10x-x-109">Hotkeys </span>and +select <span +class="cmti-10x-x-109">List current keys</span>. The hotkeys can also be edited by selecting the option +<span class="cmti-10x-x-109">Edit Hotkeys</span>. Some frequently used hotkeys, along with their functions, are given below: <ul> @@ -1394,154 +1098,146 @@ below: class="cmti-10x-x-109">Note: Both lower and upper-case keys will work as hotkeys</span>. <!--l. 168--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">5.2 </span> <a - id="x1-370005.2"></a>Schematic creation for simulation</h3> + id="x1-350005.2"></a>Schematic creation for simulation</h3> <a - id="dx1-37001"></a> + id="dx1-35001"></a> <!--l. 170--><p class="noindent" >There are certain differences between the schematic created for simulation and that created -for PCB design. We need certain components like plots and current sources. for simulation -whereas these are not needed for PCB design. For PCB design, we would require -connectors (e.g. DB15 and 2 pin connector) for taking signals in and out of the -PCB whereas these have no meaning in simulation. This section covers schematic -creation for simulation. Refer to Chapter <a -href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> to know how to create schematic for PCB -design. +for PCB design. We need certain components like plots and current sources. For simulation +whereas these are not needed for PCB design. For PCB design, we would require connectors +(e.g. DB15 and 2 pin connector) for taking signals in and out of the PCB whereas +these have no meaning in simulation. This section covers schematic creation for +simulation. <!--l. 177--><p class="indent" > The first step in the creation of circuit schematic is the selection and placement of -required components. Let us see this using an example. Let us create the circuit schematic of -an RC filter given in Fig. <a -href="#x1-370026">5.6<!--tex4ht:ref: schemRC --></a> and do a transient simulation. <hr class="figure"><div class="figure" +required components. The components are grouped under eSim-libraries as shown in Fig. <a +href="#x1-350026">5.6<!--tex4ht:ref: libraries --></a>. +<hr class="figure"><div class="figure" > <a - id="x1-370026"></a> + id="x1-350026"></a> -<!--l. 183--><p class="noindent" ><img -src="figures/componentlibrary.png" alt="PIC" +<!--l. 181--><p class="noindent" ><img +src="figures/libraries.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.6: </span><span -class="content">RC circuit</span></div><!--tex4ht:label?: x1-370026 --> +class="content">eSim-Components Libraries</span></div><!--tex4ht:label?: x1-350026 --> -<!--l. 186--><p class="indent" > </div><hr class="endfigure"> +<!--l. 184--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.2.1 </span> <a - id="x1-380005.2.1"></a>Selection and placement of components</h4> -<a - id="dx1-38001"></a> -<!--l. 191--><p class="noindent" >We would need a resistor, a capacitor, a voltage source, ground terminal and some -plot components. To place a resistor on the schematic editor window, select the -<span -class="cmti-10x-x-109">Placea component </span>tool from the toolbar on the right side and click anywhere on -the schematic editor. This opens up the component selection window. (The above -action can also be performed by pressing the key A.) Type <span -class="cmtt-10x-x-109">R </span>in the field <span -class="cmti-10x-x-109">Name </span>of -the <span -class="cmtt-10x-x-109">component selection </span>window as shown in Fig. <a -href="#x1-380027">5.7<!--tex4ht:ref: res --></a>. Click on OK. A resistor + id="x1-360005.2.1"></a>Selection and placement of components</h4> +<a + id="dx1-36001"></a> +<!--l. 189--><p class="noindent" >We would need a resistor, a capacitor, a voltage source, ground terminal. To place a resistor +on the schematic editor window, select the <span +class="cmti-10x-x-109">Place a component </span>tool from the toolbar +on the right side and click anywhere on the schematic editor. This opens up the +component selection window. Resistor component can be found under <span +class="cmti-10x-x-109">eSim</span><span +class="cmti-10x-x-109">_Devices</span> +library. Fig. <a +href="#x1-360027">5.7<!--tex4ht:ref: resistor --></a> shows the selection of resistor component. Click on OK. A resistor will be tied to the cursor. Place the resistor on the schematic editor by a single click. -<!--l. 200--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 196--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-380027"></a> + id="x1-360027"></a> -<!--l. 202--><p class="noindent" ><img -src="figures/sine.png" alt="PIC" +<!--l. 198--><p class="noindent" ><img +src="figures/resistor.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.7: </span><span -class="content">Placing a resistor using the Place a Component tool</span></div><!--tex4ht:label?: x1-380027 --> - -<!--l. 205--><p class="indent" > </div><hr class="endfigure"> -<!--l. 206--><p class="indent" > To place the next component, i.e., capacitor, click again on the schematic editor. Type <span -class="cmtt-10x-x-109">C</span> -in the Name field of component selection window. Click on OK. Place the capacitor -on the schematic editor by a single click. Let us now place a sinusoidal voltage -source. This is required for performing transient analysis. To place it, click again -on the schematic editor. On the component selection window, click on <span -class="cmti-10x-x-109">List all</span>. -Choose the library <span -class="cmti-10x-x-109">sourcesSpice </span>by double clicking on it. Select the component -<span -class="cmtt-10x-x-109">SINE </span>and click on OK. Place the sine source on the schematic editor by a single -click. -<!--l. 216--><p class="indent" > Place the component by clicking on the schematic editor. Similarly place a ground -terminal <span -class="cmtt-10x-x-109">gnd </span>from the library <span -class="cmti-10x-x-109">power</span>. It can also be placed using the <span -class="cmti-10x-x-109">Place a power port </span>tool -from the toolbar on the right. Click anywhere on the editor after selecting place a power port -tool. Click <span -class="cmti-10x-x-109">List all </span>and choose <span -class="cmtt-10x-x-109">gnd</span>. Once all the components are placed, the schematic editor -would look like the Fig. <a -href="#x1-380038">5.8<!--tex4ht:ref: afterplace --></a>. <hr class="figure"><div class="figure" -> - -<a - id="x1-380038"></a> +class="content">Placing a resistor using the Place a Component tool</span></div><!--tex4ht:label?: x1-360027 --> - -<!--l. 225--><p class="noindent" ><img +<!--l. 201--><p class="indent" > </div><hr class="endfigure"> +<!--l. 202--><p class="indent" > To place the next component, i.e., capacitor, click again on the schematic editor.Similarly, +Capacitor component is found under <span +class="cmti-10x-x-109">eSim</span><span +class="cmti-10x-x-109">_Devices </span>library. Click on OK. Place the capacitor +on the schematic editor by a single click. Let us now place a sinusoidal voltage source. This is +required for performing transient analysis. To place it, click again on the schematic editor. On +the component selection window, choose the library <span +class="cmti-10x-x-109">eSim</span><span +class="cmti-10x-x-109">_source </span>by double clicking on it. +Select the component <span +class="cmtt-10x-x-109">SINE </span>and click on OK. Place the sine source on the schematic editor by +a single click. +<!--l. 211--><p class="indent" > Place the component by clicking on the schematic editor. Similarly place <span +class="cmtt-10x-x-109">gnd</span>, a ground +terminal and <span +class="cmtt-10x-x-109">power</span><span +class="cmtt-10x-x-109">_flag </span>under <span +class="cmtt-10x-x-109">power </span>library. Once all the components are placed, the +schematic editor would look like the Fig. <a +href="#x1-360038">5.8<!--tex4ht:ref: afterplace --></a>. <hr class="figure"><div class="figure" +> + +<a + id="x1-360038"></a> + + +<!--l. 216--><p class="noindent" ><img src="figures/afterplace.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.8: </span><span -class="content">All RC circuit components placed</span></div><!--tex4ht:label?: x1-380038 --> - -<!--l. 228--><p class="indent" > </div><hr class="endfigure"> -<!--l. 229--><p class="indent" > Let us rotate the resistor to complete the circuit as shown in Fig. <a -href="#x1-370026">5.6<!--tex4ht:ref: schemRC --></a>. To rotate the -resistor, place the cursor on the resistor and press the key <span -class="cmtt-10x-x-109">R</span>. Note that if the cursor is placed -above the letter <span -class="cmtt-10x-x-109">R </span>(not <span -class="cmtt-10x-x-109">R?</span>) on the resistor, it asks to clarify selection. Choose the option +class="content">All RC circuit components placed</span></div><!--tex4ht:label?: x1-360038 --> + +<!--l. 219--><p class="indent" > </div><hr class="endfigure"> +<!--l. 220--><p class="indent" > Let us rotate the resistor to complete the circuit. To rotate the resistor, place the cursor +on the resistor and press the key <span +class="cmtt-10x-x-109">R</span>. Note that if the cursor is placed above the letter <span +class="cmtt-10x-x-109">R </span>(not <span -class="cmti-10x-x-109">Component R</span>. This can be avoided by placing the cursor slightly away from the letter R as -shown in Fig. <a -href="#x1-380059">5.9<!--tex4ht:ref: rotate --></a>. This applies to all components.<a - id="dx1-38004"></a> <hr class="figure"><div class="figure" +class="cmtt-10x-x-109">R?</span>) on the resistor, it asks to clarify selection. Choose the option <span +class="cmti-10x-x-109">Component R</span>. This can be +avoided by placing the cursor slightly away from the letter R as shown in Fig. <a +href="#x1-360059">5.9<!--tex4ht:ref: rotate --></a>. This +applies to all components.<a + id="dx1-36004"></a> <hr class="figure"><div class="figure" > <a - id="x1-380059"></a> + id="x1-360059"></a> -<!--l. 238--><p class="noindent" ><img +<!--l. 228--><p class="noindent" ><img src="figures/rotate.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.9: </span><span -class="content">Placing the cursor (cross mark) slightly away from the letter R</span></div><!--tex4ht:label?: x1-380059 --> +class="content">Placing the cursor (cross mark) slightly away from the letter R</span></div><!--tex4ht:label?: x1-360059 --> -<!--l. 241--><p class="indent" > </div><hr class="endfigure"> -<!--l. 242--><p class="indent" > If one wants to move a component, place the cursor on top of the component and press the +<!--l. 231--><p class="indent" > </div><hr class="endfigure"> +<!--l. 232--><p class="indent" > If one wants to move a component, place the cursor on top of the component and press the key <span class="cmtt-10x-x-109">M</span>. The component will be tied to the cursor and can be moved in any direction. <a - id="dx1-38006"></a> + id="dx1-36006"></a> <h4 class="subsectionHead"><span class="titlemark">5.2.2 </span> <a - id="x1-390005.2.2"></a>Wiring the circuit</h4> + id="x1-370005.2.2"></a>Wiring the circuit</h4> <a - id="dx1-39001"></a> -<!--l. 248--><p class="noindent" >The next step is to wire the connections. Let us connect the resistor to the capacitor. + id="dx1-37001"></a> +<!--l. 238--><p class="noindent" >The next step is to wire the connections. Let us connect the resistor to the capacitor. To do so, point the cursor to the terminal of resistor to be connected and press the key <span class="cmtt-10x-x-109">W</span>. It has now changed to the wiring mode. Move the cursor towards the terminal of the capacitor and click on it. A wire is formed as shown in Fig. <a -href="#x1-39002r1">5.10a<!--tex4ht:ref: wire1 --></a>. +href="#x1-37002r1">5.10a<!--tex4ht:ref: wire1 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-3900510"></a> + id="x1-3700510"></a> <a - id="x1-39002r1"></a> -<!--l. 258--><p class="noindent" > <img + id="x1-37002r1"></a> +<!--l. 248--><p class="noindent" > <img src="figures/wire1.png" alt="PIC" > <span @@ -1550,7 +1246,7 @@ class="cmr-9">(a)</span> class="cmr-9">Initial</span> <span class="cmr-9">stages</span> <a - id="x1-39003r2"></a> <img + id="x1-37003r2"></a> <img src="figures/wirefin.png" alt="PIC" > <span @@ -1559,7 +1255,7 @@ class="cmr-9">(b)</span> class="cmr-9">Wiring</span> <span class="cmr-9">done</span> <a - id="x1-39004r3"></a> <img + id="x1-37004r3"></a> <img src="figures/schemfin.png" alt="PIC" > <span @@ -1575,17 +1271,17 @@ class="cmr-9">PWR</span><span class="cmr-9">_FLAG</span> <br /> <div class="caption" ><span class="id">Figure 5.10: </span><span -class="content">Various stages of wiring</span></div><!--tex4ht:label?: x1-3900510 --> +class="content">Various stages of wiring</span></div><!--tex4ht:label?: x1-3700510 --> -<!--l. 266--><p class="indent" > </div><hr class="endfigure"> -<!--l. 267--><p class="indent" > Similarly connect the wires between all terminals and the final schematic would look like +<!--l. 256--><p class="indent" > </div><hr class="endfigure"> +<!--l. 257--><p class="indent" > Similarly connect the wires between all terminals and the final schematic would look like Fig. <a -href="#x1-39003r2">5.10b<!--tex4ht:ref: wirefin --></a>. +href="#x1-37003r2">5.10b<!--tex4ht:ref: wirefin --></a>. <h4 class="subsectionHead"><span class="titlemark">5.2.3 </span> <a - id="x1-400005.2.3"></a>Assigning values to components</h4> + id="x1-380005.2.3"></a>Assigning values to components</h4> <a - id="dx1-40001"></a> -<!--l. 271--><p class="noindent" >We need to assign values to the components in our circuit i.e., resistor and capacitor. Note + id="dx1-38001"></a> +<!--l. 261--><p class="noindent" >We need to assign values to the components in our circuit i.e., resistor and capacitor. Note that the sine voltage source has been placed for simulation. The specifications of sine source will be given during simulation. To assign value to the resistor, place the cursor above the letter <span @@ -1596,765 +1292,211 @@ class="cmti-10x-x-109">Field value</span>. Type <span class="cmtt-10x-x-109">1k </span>in the <span class="cmti-10x-x-109">Edit value field </span>box as shown in Fig. <a -href="#x1-4000211">5.11<!--tex4ht:ref: field --></a>. 1k means 1<span +href="#x1-3800211">5.11<!--tex4ht:ref: field --></a>. 1k means 1<span class="cmmi-10x-x-109">k</span>Ω. Similarly give the value <span class="cmtt-10x-x-109">1u </span>for the capacitor. 1u means 1<span class="cmmi-10x-x-109">μF</span>. -<!--l. 281--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 271--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-4000211"></a> + id="x1-3800211"></a> -<!--l. 283--><p class="noindent" ><img +<!--l. 273--><p class="noindent" ><img src="figures/field.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.11: </span><span -class="content">Editing value of resistor</span></div><!--tex4ht:label?: x1-4000211 --> +class="content">Editing value of resistor</span></div><!--tex4ht:label?: x1-3800211 --> -<!--l. 286--><p class="indent" > </div><hr class="endfigure"> +<!--l. 276--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.2.4 </span> <a - id="x1-410005.2.4"></a>Annotation and ERC</h4> + id="x1-390005.2.4"></a>Annotation and ERC</h4> <a - id="dx1-41001"></a> + id="dx1-39001"></a> <a - id="dx1-41002"></a> + id="dx1-39002"></a> <a - id="dx1-41003"></a> + id="dx1-39003"></a> <a - id="dx1-41004"></a> -<!--l. 290--><p class="noindent" >The next step is to annotate the schematic. Annotation gives unique references to the + id="dx1-39004"></a> +<!--l. 280--><p class="noindent" >The next step is to annotate the schematic. Annotation gives unique references to the components. To annotate the schematic, click on <span class="cmti-10x-x-109">Annotate schematic </span>tool from the -top toolbar. Click on annotation, then click on OK and finally click on close as +top toolbar. Click on <span +class="cmtt-10x-x-109">annotation</span>, then click on <span +class="cmtt-10x-x-109">OK </span>and finally click on close as shown in Fig. <a -href="#x1-4100813">5.13<!--tex4ht:ref: anno --></a>. The schematic is now annotated. The question marks next to +href="#x1-3900813">5.13<!--tex4ht:ref: anno --></a>. The schematic is now annotated. The question marks next to component references have been replaced by unique numbers. If there are more than one instance of a component (say resistor), the annotation will be done as R1, R2, etc. -<!--l. 299--><p class="indent" > Let us now do <span +<!--l. 289--><p class="indent" > Let us now do <span class="cmtt-10x-x-109">ERC </span>or <span class="cmtt-10x-x-109">Electric Rules Check</span>. To do so, click on <span class="cmti-10x-x-109">Perform electric rules</span> <span class="cmti-10x-x-109">check </span>tool from the top toolbar. Click on <span class="cmti-10x-x-109">Test Erc </span>button. The error as shown in Fig. <a -href="#x1-4100712">5.12<!--tex4ht:ref: erc --></a> +href="#x1-3900712">5.12<!--tex4ht:ref: erc --></a> may be displayed. Click on close in the test erc<a - id="dx1-41005"></a> window. <a - id="dx1-41006"></a><hr class="figure"><div class="figure" + id="dx1-39005"></a> window. <a + id="dx1-39006"></a><hr class="figure"><div class="figure" > <a - id="x1-4100712"></a> + id="x1-3900712"></a> -<!--l. 306--><p class="noindent" ><img -src="figures/erc1.png" alt="PIC" +<!--l. 296--><p class="noindent" ><img +src="figures/erc2.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.12: </span><span -class="content">ERC error</span></div><!--tex4ht:label?: x1-4100712 --> +class="content">ERC error</span></div><!--tex4ht:label?: x1-3900712 --> -<!--l. 309--><p class="indent" > </div><hr class="endfigure"> -<!--l. 310--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 299--><p class="indent" > </div><hr class="endfigure"> +<!--l. 300--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-4100813"></a> + id="x1-3900813"></a> -<!--l. 312--><p class="noindent" ><img +<!--l. 302--><p class="noindent" ><img src="figures/anno.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.13: </span><span class="content">Steps in annotating a schematic: 1. First click on Annotation then 2. Click -on Ok then 3. Click on close</span></div><!--tex4ht:label?: x1-4100813 --> +on Ok then 3. Click on close</span></div><!--tex4ht:label?: x1-3900813 --> -<!--l. 315--><p class="indent" > </div><hr class="endfigure"> -<!--l. 316--><p class="indent" > There will be a green arrow pointing to the source of error in the schematic. Here it points +<!--l. 305--><p class="indent" > </div><hr class="endfigure"> +<!--l. 306--><p class="indent" > There will be a green arrow pointing to the source of error in the schematic. Here it points to the ground terminal. This is shown in Fig. <a -href="#x1-4100914">5.14<!--tex4ht:ref: ercgnd --></a>. <hr class="figure"><div class="figure" +href="#x1-3900914">5.14<!--tex4ht:ref: ercgnd --></a>. <hr class="figure"><div class="figure" > <a - id="x1-4100914"></a> + id="x1-3900914"></a> -<!--l. 321--><p class="noindent" ><img +<!--l. 311--><p class="noindent" ><img src="figures/ercgnd.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.14: </span><span -class="content">Green arrow pointing to Ground terminal indicating an ERC error</span></div><!--tex4ht:label?: x1-4100914 --> +class="content">Green arrow pointing to Ground terminal indicating an ERC error</span></div><!--tex4ht:label?: x1-3900914 --> -<!--l. 324--><p class="indent" > </div><hr class="endfigure"> -<!--l. 325--><p class="indent" > To correct this error, place a <span +<!--l. 314--><p class="indent" > </div><hr class="endfigure"> +<!--l. 315--><p class="indent" > To correct this error, place a <span class="cmtt-10x-x-109">PWR</span><span -class="cmtt-10x-x-109">_FLAG </span>from the EEschema library <span +class="cmtt-10x-x-109">_FLAG </span>from the Eeschema library <span class="cmti-10x-x-109">power</span>. <a - id="dx1-41010"></a>Connect the + id="dx1-39010"></a>Connect the power flag to the ground terminal as shown in Fig. <a -href="#x1-39004r3">5.10c<!--tex4ht:ref: schemfin --></a>. More information about -PWR_FLAG is given in Sec. <span -class="cmbx-10x-x-109">??</span>. One needs to place <span +href="#x1-37004r3">5.10c<!--tex4ht:ref: schemfin --></a>. One needs to place <span class="cmtt-10x-x-109">PWR</span><span -class="cmtt-10x-x-109">_FLAG </span>wherever the error shown in -Fig. <a -href="#x1-4100712">5.12<!--tex4ht:ref: erc --></a> is obtained. Repeat the ERC. Now there are no errors. With this we have created -the schematic for simulation. +class="cmtt-10x-x-109">_FLAG</span> +wherever the error shown in Fig. <a +href="#x1-3900712">5.12<!--tex4ht:ref: erc --></a> is obtained. Repeat the ERC. Now there are no errors. +With this we have created the schematic for simulation. <h4 class="subsectionHead"><span class="titlemark">5.2.5 </span> <a - id="x1-420005.2.5"></a>Netlist generation</h4> + id="x1-400005.2.5"></a>Netlist generation</h4> <a - id="dx1-42001"></a> -<!--l. 335--><p class="noindent" >To simulate the circuit that has been created in the previous section, we need to generate its + id="dx1-40001"></a> +<!--l. 326--><p class="noindent" >To simulate the circuit that has been created in the previous section, we need to generate its netlist. <span class="cmtt-10x-x-109">Netlist </span>is a list of components in the schematic along with their connection information. <a - id="dx1-42002"></a>To do so, click on the <span + id="dx1-40002"></a>To do so, click on the <span class="cmti-10x-x-109">Generate netlist </span>tool from the top toolbar. Click on spice -from the window that opens up. Uncheck the option <span +from the window that opens up. Check the option <span class="cmtt-10x-x-109">Default Format</span>. Then click on <span -class="cmti-10x-x-109">Netlist</span>. +class="cmti-10x-x-109">Generate</span>. This is shown in Fig. <a -href="#x1-4200315">5.15<!--tex4ht:ref: chap5net --></a>. Save the netlist. This will be a <span +href="#x1-4000315">5.15<!--tex4ht:ref: chap5net --></a>. Save the netlist. This will be a <span class="cmtt-10x-x-109">.cir </span>file. Do not change the directory while saving. <hr class="figure"><div class="figure" > <a - id="x1-4200315"></a> + id="x1-4000315"></a> -<!--l. 346--><p class="noindent" ><img +<!--l. 337--><p class="noindent" ><img src="figures/netlist.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.15: </span><span class="content">Steps in generating a Netlist for simulation: 1. Click on Spice then 2. Check the option <span -class="cmtt-10x-x-109">Default Format </span>then 3. Click on Netlist </span></div><!--tex4ht:label?: x1-4200315 --> +class="cmtt-10x-x-109">Default Format </span>then 3. Click on Generate </span></div><!--tex4ht:label?: x1-4000315 --> -<!--l. 349--><p class="indent" > </div><hr class="endfigure"> -<!--l. 350--><p class="indent" > Now the netlist is ready to be simulated. Chapter <a -href="#x1-430006">6<!--tex4ht:ref: chap6 --></a> explains how to perform simulations. -Refer to <span class="cite"> [<a +<!--l. 340--><p class="indent" > </div><hr class="endfigure"> +<!--l. 341--><p class="indent" > Now the netlist is ready to be simulated. Refer to <span class="cite"> [<a href="#Xkicad">15</a>]</span> or <span class="cite"> [<a -href="#Xkicad2">16</a>]</span> to know more about EEschema. - +href="#Xkicad2">16</a>]</span> to know more about +Eeschema. <h2 class="chapterHead"><span class="titlemark">Chapter 6</span><br /><a - id="x1-430006"></a>Simulation</h2> Circuit simulation <a - id="dx1-43001"></a>uses mathematical models to replicate the -behaviour of an actual device or circuit. Simulation software allows to model circuit -operations. Simulating a circuit’s behaviour before actually building it can greatly improve -design efficiency. eSim uses <span -class="cmtt-10x-x-109">Ngspice</span><a - id="dx1-43002"></a> for analog, digital and mixed-level/mixed-signal circuit -simulation. The various steps involved in simulating a circuit schematic in eSim are given -below: - <ul class="itemize1"> - <li class="itemize">Kicad to Ngspice Conversion: The schematic file generated in Kicad i.e. <span -class="cmtt-10x-x-109">.cir </span>file is to - be converted into a ngspice compatible file before simulation. The process of conversion - involves following steps- - <dl class="enumerate"><dt class="enumerate"> - 1. </dt><dd -class="enumerate">Analysis insertion - This tool is used to insert the type of analysis to the - netlist. It is done by the <span -class="cmti-10x-x-109">Analysis Inserter </span>tool in the eSim toolbar. <a - id="dx1-43004"></a> - </dd><dt class="enumerate"> - 2. </dt><dd -class="enumerate">Source Details <a - id="dx1-43006"></a>- The netlist created in the <span -class="cmti-10x-x-109">Schematic Editor </span>is converted to - Ngspice format and analysis commands is appended to it. It is done by the - <span -class="cmti-10x-x-109">Netlist Converter </span>tool in the eSim toolbar. <a - id="dx1-43007"></a> - </dd><dt class="enumerate"> - 3. </dt><dd -class="enumerate">Ngspice Modelling <a - id="dx1-43009"></a>- Ngspice simulation of the netlist is performed. It is done - by clicking on the <span -class="cmti-10x-x-109">Ngspice </span>tool in the eSim toolbar. - </dd><dt class="enumerate"> - 4. </dt><dd -class="enumerate">Model Library - Model library adds the component library of the components - like Diode, JFET, MOS, IGBT. These library file contains the parameters - and the values of the components. - </dd><dt class="enumerate"> - 5. </dt><dd -class="enumerate">Sub-Circuit - A sub circuiting can be done using this tool. This involves - adding the sub circuit used in the main circuit. This adds all the project files - of the sub circuit.</dd></dl> - </li> - <li class="itemize">Simulation: The output file produced is used for simulation to plot the output in the - Ngspice.</li></ul> -<!--l. 34--><p class="noindent" >In the following sections, we shall describe each of the above steps. - <h3 class="sectionHead"><span class="titlemark">6.1 </span> <a - id="x1-440006.1"></a>Analysis Inserter</h3> -<a - id="dx1-44001"></a> -<!--l. 38--><p class="noindent" >In order to simulate a circuit, the user must define the type of analysis to be done on the -circuit. The types of analysis <a - id="dx1-44002"></a>include <span -class="cmtt-10x-x-109">Operating point analysis</span>, <span -class="cmtt-10x-x-109">DC analysis</span>, -<span -class="cmtt-10x-x-109">AC analysis</span>, <span -class="cmtt-10x-x-109">transient analysis</span>, etc. The user should also specify the options - -corresponding to each analysis. This is facilitated by the <span -class="cmti-10x-x-109">Analysis Inserter </span>tool in -eSim. -<!--l. 46--><p class="indent" > Analysis Inserter generates the commands for Ngspice. When one clicks on <span -class="cmti-10x-x-109">Kicad to</span> -<span -class="cmti-10x-x-109">Ngspice </span>from the eSim toolbar, one gets the Analysis Inserter GUI as shown in Fig. <a -href="#x1-440031">6.1<!--tex4ht:ref: 1 --></a>. The -various tabs in this GUI correspond to the various types of analysis. The user can enter -the details, needed to perform simulation, in the corresponding fields under these -tabs. -<!--l. 53--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-440031"></a> - - -<!--l. 55--><p class="noindent" ><img -src="figures/analysis.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.1: </span><span -class="content">Analysis Inserter GUI</span></div><!--tex4ht:label?: x1-440031 --> - -<!--l. 58--><p class="indent" > </div><hr class="endfigure"> - <h4 class="subsectionHead"><span class="titlemark">6.1.1 </span> <a - id="x1-450006.1.1"></a>Types of analysis</h4> -<a - id="dx1-45001"></a> -<!--l. 64--><p class="noindent" >eSim supports three types of analyses: <a - id="x1-45002r1"></a>1. DC Analysis (Operating Point and DC Sweep) -<a - id="dx1-45003"></a><a - id="x1-45004r2"></a>2. AC Small-signal Analysis <a - id="dx1-45005"></a><a - id="x1-45006r3"></a>3. Transient Analysis. <a - id="dx1-45007"></a> -Other analysis in the <span -class="cmti-10x-x-109">Analysis Inserter </span>are currently under progress. The different types of -analyses supported in eSim are explained below <span class="cite"> [<a -href="#Xngspice">17</a>]</span>. -<!--l. 74--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-460006.1.1"></a>DC analysis</h5> -<a - id="dx1-46001"></a> -<!--l. 74--><p class="noindent" >The <span -class="cmtt-10x-x-109">DC analysis </span>determines the dc operating point of the circuit with inductors shorted and -capacitors opened. The DC analysis options are specified on the <span -class="cmti-10x-x-109">.dc</span> <a - id="dx1-46002"></a>and <span -class="cmti-10x-x-109">.op</span><a - id="dx1-46003"></a> control -lines. -<!--l. 79--><p class="indent" > There is assumed to be no time dependence on any of the sources within the system -description. The simulator algorithm subdivides the circuit into those portions which require -the <span -class="cmtt-10x-x-109">analog simulator algorithm </span>and those which require the <span -class="cmtt-10x-x-109">event-driven algorithm</span>. -Each subsystem block is then iterated to solution, with the interfaces between analog nodes -and event-driven nodes iterated for consistency across the entire system. Once stable values -are obtained for all nodes in the system, the analysis halts and the results could be displayed -or printed out. -<!--l. 89--><p class="indent" > A <span -class="cmtt-10x-x-109">DC analysis </span>is automatically performed prior to a <span -class="cmtt-10x-x-109">transient analysis </span>to determine -the transient initial conditions, and prior to an <span -class="cmtt-10x-x-109">ac small-signal analysis </span>to determine the -linearised, small-signal models for nonlinear devices. The <span -class="cmtt-10x-x-109">DC analysis </span>can also be used to -generate dc transfer curves: a specified independent voltage or current source is stepped over a -user-specified range and the dc output variables are stored for each sequential source -value. -<!--l. 97--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-470006.1.1"></a>AC small-signal analysis</h5> -<a - id="dx1-47001"></a> -<!--l. 98--><p class="noindent" ><span -class="cmtt-10x-x-109">AC analysis </span>is limited to analog nodes. It represents the small signal, sinusoidal -solution of the analog system described at a particular frequency or set of frequencies. -This analysis is similar to the <span -class="cmtt-10x-x-109">DC analysis </span>in that it represents the steady-state -behaviour of the described system with a single input node at a given set of stimulus -frequencies. - -<!--l. 105--><p class="indent" > The program first computes the dc operating point of the circuit and determines -linearised, small-signal models for all of the nonlinear devices in the circuit. The resultant -linear circuit is then analyzed over a user-specified range of frequencies. The desired output -of an ac small-signal analysis is usually a transfer function (voltage gain, trans -impedance, etc.). If the circuit has only one ac input, it is convenient to set that input to -unity and zero phase, so that output variables have the same value as the transfer -function. -<!--l. 114--><p class="noindent" > - <h5 class="subsubsectionHead"><a - id="x1-480006.1.1"></a>Transient analysis</h5> -<a - id="dx1-48001"></a> -<!--l. 115--><p class="noindent" ><span -class="cmtt-10x-x-109">Transient analysis </span>is an extension of <span -class="cmtt-10x-x-109">DC analysis </span>to the time domain. A <span -class="cmtt-10x-x-109">transient</span> -<span -class="cmtt-10x-x-109">analysis </span>begins by obtaining a DC solution to provide a point of departure for simulating -time-varying behaviour. Once the DC solution is obtained, the time-dependent aspects of the -system are reintroduced and the simulator algorithms incrementally solve for the time varying -behaviour of the entire system. Inconsistencies in node values are resolved by the simulation -algorithms such that the time-dependent waveforms created by the analysis are consistent -across the entire simulated time interval. -<!--l. 125--><p class="indent" > Resulting time-varying descriptions of node behaviour for the specified time interval are -accessible. All sources which are not time dependent (for example, power supplies) are -set to their dc value. The transient time interval is specified on a <span -class="cmti-10x-x-109">.tran </span>control -line. -<!--l. 131--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">6.1.2 </span> <a - id="x1-490006.1.2"></a>DC analysis inserter</h4> -<!--l. 132--><p class="noindent" >By default <span -class="cmtt-10x-x-109">DC analysis </span>option appears when one clicks on <span -class="cmti-10x-x-109">Analysis Inserter</span>. Here we need -to give the details of input <span -class="cmti-10x-x-109">source name</span>, <span -class="cmti-10x-x-109">start value </span>of input, <span -class="cmti-10x-x-109">increment </span>and <span -class="cmti-10x-x-109">stop </span>value. Once -this is done, click on <span -class="cmti-10x-x-109">Add Simulation Data</span>. -<!--l. 137--><p class="indent" > Fig. <a -href="#x1-490032">6.2<!--tex4ht:ref: 2 --></a> gives an example of <span -class="cmtt-10x-x-109">DC analysis </span>inserter. In this example, <span -class="cmtt-10x-x-109">v1 </span>is the input -voltage source which <span -class="cmti-10x-x-109">starts </span>at <span -class="cmtt-10x-x-109">0 Volt</span>, <span -class="cmti-10x-x-109">increments </span>by <span -class="cmtt-10x-x-109">1 Volt </span>and <span -class="cmti-10x-x-109">stops </span>at <span -class="cmtt-10x-x-109">10 Volt</span>. On -clicking <span -class="cmti-10x-x-109">Add Simulation Data</span>, the analysis command is generated and is of the form: -<br -class="newline" /><span -class="cmtt-10x-x-109">.dc</span><a - id="dx1-49001"></a> <span -class="cmtt-10x-x-109">sourcename vstart vstop vincr </span><br -class="newline" />The <span -class="cmtt-10x-x-109">.dc </span>line defines the dc transfer curve source and sweep limits (with capacitors open and -inductors shorted). <span -class="cmtt-10x-x-109">srcnam </span>is the name of an independent voltage or current source. <span -class="cmtt-10x-x-109">vstart</span>, -<span -class="cmtt-10x-x-109">vstop</span>, and <span -class="cmtt-10x-x-109">vincr </span>are the starting, final, and incrementing values respectively, of the -source. -<!--l. 151--><p class="indent" > When we check the option <span -class="cmti-10x-x-109">Operating Point analysis</span><a - id="dx1-49002"></a> on the DC analysis window, <span -class="cmtt-10x-x-109">.op </span>gets -appended to the analysis statement. <hr class="figure"><div class="figure" -> - -<a - id="x1-490032"></a> - - -<!--l. 156--><p class="noindent" ><img -src="figures/dc1.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.2: </span><span -class="content">DC Analysis GUI</span></div><!--tex4ht:label?: x1-490032 --> - -<!--l. 159--><p class="indent" > </div><hr class="endfigure"> -<!--l. 160--><p class="indent" > The inclusion of the line <span -class="cmtt-10x-x-109">.op </span>in the analysis file directs Ngspice to determine the dc -operating point of the circuit with inductors shorted and capacitors opened. - <h4 class="subsectionHead"><span class="titlemark">6.1.3 </span> <a - id="x1-500006.1.3"></a>AC analysis inserter</h4> -<a - id="dx1-50001"></a> -<!--l. 165--><p class="noindent" >When one clicks on the option <span -class="cmti-10x-x-109">AC </span>in the <span -class="cmti-10x-x-109">Analysis Inserter </span>GUI, the window given in -Fig. <a -href="#x1-500023">6.3<!--tex4ht:ref: 4 --></a> appears. <hr class="figure"><div class="figure" -> - -<a - id="x1-500023"></a> - - -<!--l. 169--><p class="noindent" ><img -src="figures/ac1.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.3: </span><span -class="content">AC Analysis GUI</span></div><!--tex4ht:label?: x1-500023 --> - -<!--l. 172--><p class="indent" > </div><hr class="endfigure"> -<!--l. 173--><p class="indent" > Here one needs to enter the details of <span -class="cmti-10x-x-109">scale</span>, <span -class="cmti-10x-x-109">start frequency</span>, <span -class="cmti-10x-x-109">stop frequency </span>and <span -class="cmti-10x-x-109">Number of</span> -<span -class="cmti-10x-x-109">points</span>. -<!--l. 176--><p class="indent" > After entering these values, click on <span -class="cmti-10x-x-109">Add Simulation Data</span>. The analysis statement is -generated. This is in one of the three forms listed below, depending on the type of <span -class="cmti-10x-x-109">scale </span>that -one chooses. The types of <span -class="cmti-10x-x-109">scale </span>available are <span -class="cmti-10x-x-109">dec</span>, <span -class="cmti-10x-x-109">oct</span>, and <span -class="cmti-10x-x-109">lin</span>, the usage of which is explained -below: <br -class="newline" /><span -class="cmtt-10x-x-109">.ac dec nd fstart fstop </span><br -class="newline" /><span -class="cmtt-10x-x-109">.ac oct no fstart fstop </span><br -class="newline" /><span -class="cmtt-10x-x-109">.ac lin np fstart fstop</span> <a - id="dx1-50003"></a><br -class="newline" />Here, <span -class="cmtt-10x-x-109">dec </span>stands for decade variation and <span -class="cmtt-10x-x-109">nd </span>is the number of points per decade. <span -class="cmtt-10x-x-109">oct </span>stands -for octave variation and <span -class="cmtt-10x-x-109">no </span>is the number of points per octave. <span -class="cmtt-10x-x-109">lin </span>stands for linear variation -and <span -class="cmtt-10x-x-109">np </span>is the number of points. <span -class="cmtt-10x-x-109">fstart </span>is the starting frequency and <span -class="cmtt-10x-x-109">fstop </span>is the final -frequency. -<!--l. 192--><p class="indent" > If the <span -class="cmtt-10x-x-109">.ac </span>analysis is included in the analysis file, Ngspice performs an AC analysis of the -circuit over the specified frequency range. Note that in order for this analysis to be -meaningful, at least one independent source must have been specified with an ac value. While -creating the schematic for performing ac analysis, add the component <span -class="cmtt-10x-x-109">AC </span>from the -<span -class="cmti-10x-x-109">sourcesSpice </span>library. - <h4 class="subsectionHead"><span class="titlemark">6.1.4 </span> <a - id="x1-510006.1.4"></a>Transient analysis inserter</h4> -<a - id="dx1-51001"></a> -<!--l. 199--><p class="noindent" >When one clicks on the option <span -class="cmti-10x-x-109">Transient </span>in the <span -class="cmti-10x-x-109">Analysis Inserter </span>GUI, the window given in -Fig. <a -href="#x1-510034">6.4<!--tex4ht:ref: 6 --></a> appears. Here one needs to enter the details of <span -class="cmti-10x-x-109">start time</span>, <span -class="cmti-10x-x-109">step time</span>, and <span -class="cmti-10x-x-109">stop time</span>. -After entering these values, click on <span -class="cmti-10x-x-109">Add Simulation Data</span>. The analysis statement is -generated. It is of the form: -<!--l. 206--><p class="indent" > <span -class="cmtt-10x-x-109">.tran tstep tstop tstart</span><a - id="dx1-51002"></a> -<!--l. 208--><p class="indent" > Here, <span -class="cmtt-10x-x-109">tstep </span>is the printing or plotting increment for line-printer output. For use -with the post-processor, <span -class="cmtt-10x-x-109">tstep </span>is the suggested computing increment. <span -class="cmtt-10x-x-109">tstop </span>is the -final time, and <span -class="cmtt-10x-x-109">tstart </span>is the initial time. If tstart is omitted, it is assumed to be -zero. -<!--l. 214--><p class="indent" > The transient analysis always begins at time zero. In the interval <span -class="cmmi-10x-x-109"><</span><span -class="cmtt-10x-x-109">zero, tstart</span><span -class="cmmi-10x-x-109">></span>, the -circuit is analyzed (to reach a steady state), but no outputs are stored. In the interval -<span -class="cmmi-10x-x-109"><</span><span -class="cmtt-10x-x-109">tstart, tstop</span><span -class="cmmi-10x-x-109">></span>, the circuit is analyzed and outputs are stored. <hr class="figure"><div class="figure" -> - -<a - id="x1-510034"></a> - - -<!--l. 221--><p class="noindent" ><img -src="figures/trans1.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.4: </span><span -class="content">Transient Analysis GUI</span></div><!--tex4ht:label?: x1-510034 --> - -<!--l. 224--><p class="indent" > </div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">6.2 </span> <a - id="x1-520006.2"></a>Adding Source Details</h3> -<!--l. 227--><p class="noindent" >Source details is basically a dynamic tab, i.e. the fields are added as per the circuit. The -number of sources schematic has like AC,DC is the number of fields that get added in the -GUI. Consider a Half-Adder circuit as shown in Fig. <a -href="#x1-520015">6.5<!--tex4ht:ref: halfschematic --></a> <hr class="figure"><div class="figure" -> - -<a - id="x1-520015"></a> - - -<!--l. 231--><p class="noindent" ><img -src="figures/halfschematic.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.5: </span><span -class="content">Half Adder Schematic</span></div><!--tex4ht:label?: x1-520015 --> - -<!--l. 234--><p class="indent" > </div><hr class="endfigure"> -<!--l. 235--><p class="indent" > Here, total three DC input source are used and hence the source detail GUI would be -having three input fields as shown is Fig. <a -href="#x1-520026">6.6<!--tex4ht:ref: sourcedetails --></a> <hr class="figure"><div class="figure" -> - -<a - id="x1-520026"></a> - - -<!--l. 238--><p class="noindent" ><img -src="figures/sourcedetails.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.6: </span><span -class="content">Source Details of Half-Adder</span></div><!--tex4ht:label?: x1-520026 --> - -<!--l. 241--><p class="indent" > </div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">6.3 </span> <a - id="x1-530006.3"></a>Adding Ngspice Model</h3> -<!--l. 247--><p class="noindent" > - <h3 class="sectionHead"><span class="titlemark">6.4 </span> <a - id="x1-540006.4"></a>Adding Device Model Library</h3> -<!--l. 248--><p class="noindent" >Spice based simulators include a feature which allows accurate modeling of semiconductor -devices such as diodes, transistors etc. Model libraries holds these features to define -models for devices such as diodes, MOSFET, BJT, JFET, IGBT, Magnetic core -etc. -<!--l. 251--><p class="indent" > The fields in this tab are added for each such device in the circuit and the corresponding -model library is added. In the example of bridgerectifier as shown in Fig. <a -href="#x1-540017">6.7<!--tex4ht:ref: bridgerectifier --></a> for four diodes -library files are added as in Fig. <a -href="#x1-540028">6.8<!--tex4ht:ref: devicemodel --></a> <hr class="figure"><div class="figure" -> - -<a - id="x1-540017"></a> - - -<!--l. 254--><p class="noindent" ><img -src="figures/bridgerectifier.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.7: </span><span -class="content">Schematic of Bridge Rectifier</span></div><!--tex4ht:label?: x1-540017 --> - -<!--l. 257--><p class="indent" > </div><hr class="endfigure"> -<!--l. 259--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-540028"></a> - - -<!--l. 261--><p class="noindent" ><img -src="figures/devicemodel.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.8: </span><span -class="content">Device Model GUI Window</span></div><!--tex4ht:label?: x1-540028 --> - -<!--l. 264--><p class="indent" > </div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">6.5 </span> <a - id="x1-550006.5"></a>Adding Sub Circuit</h3> -<!--l. 267--><p class="noindent" >Sub-circuiting is the way of hierarchical modeling. The sub circuit file in the main circuits -needs to be added before converting it. Let us consider the simple example of Full-Adder -circuit containing two half adder sub circuits. -<!--l. 270--><p class="noindent" > - <h3 class="sectionHead"><span class="titlemark">6.6 </span> <a - id="x1-560006.6"></a>Kicad to Ngspice Conversion</h3> -<!--l. 271--><p class="noindent" >After Filling up the values in all the above mentioned fields the convert button is pressed for -the conversion process to finish. If all the files are added the <span -class="cmtt-10x-x-109">successful </span>message box is -popped on the screen as shown in Fig. <a -href="#x1-560019">6.9<!--tex4ht:ref: success --></a>. Then click <span -class="cmtt-10x-x-109">ok</span>, this will create the <span -class="cmtt-10x-x-109">.cir.out,</span> -<span -class="cmtt-10x-x-109">analysis </span>and other files in the project folders. -<!--l. 274--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-560019"></a> - - -<!--l. 276--><p class="noindent" ><img -src="figures/convert.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.9: </span><span -class="content">Successful Conversion Pop-Up Window</span></div><!--tex4ht:label?: x1-560019 --> - -<!--l. 279--><p class="indent" > </div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">6.7 </span> <a - id="x1-570006.7"></a>Simulation</h3> -<!--l. 282--><p class="noindent" >After the Kicad to Ngspice conversion is successfully completed simulation tab on the toolbar -is clicked to check the output waveform of the project. The windows shown if Fig. <a -href="#x1-5700110">6.10<!--tex4ht:ref: pythonplot --></a> and -Fig. <a -href="#x1-5700211">6.11<!--tex4ht:ref: ngspicewindow --></a> are opned in dockarea. -<!--l. 284--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-5700110"></a> - - -<!--l. 286--><p class="noindent" ><img -src="figures/pythonplot.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.10: </span><span -class="content">Pythonplot Window in a Dockarea</span></div><!--tex4ht:label?: x1-5700110 --> - -<!--l. 289--><p class="indent" > </div><hr class="endfigure"> -<!--l. 291--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-5700211"></a> - - -<!--l. 293--><p class="noindent" ><img -src="figures/ngspicewindow.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.11: </span><span -class="content">Ngspice Terminal in a Dockarea</span></div><!--tex4ht:label?: x1-5700211 --> - -<!--l. 296--><p class="indent" > </div><hr class="endfigure"> -<!--l. 298--><p class="indent" > Following are the commands to be given in Ngspice window. - <ul class="itemize1"> - <li class="itemize"><span -class="cmtt-10x-x-109">plot allv </span>- Plots all the voltage waveforms. - </li> - <li class="itemize"><span -class="cmtt-10x-x-109">plot v(node-name) </span>- Plot a waveform of the node-name voltage source.</li></ul> -<!--l. 304--><p class="indent" > The output in the ngspice window is shown in Fig. <a -href="#x1-5700312">6.12<!--tex4ht:ref: ngspiceoutput --></a> <hr class="figure"><div class="figure" -> - -<a - id="x1-5700312"></a> - - -<!--l. 307--><p class="noindent" ><img -src="figures/ngspiceoutput.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.12: </span><span -class="content">Output in a Ngspice Window</span></div><!--tex4ht:label?: x1-5700312 --> - -<!--l. 310--><p class="indent" > </div><hr class="endfigure"> -<!--l. 313--><p class="indent" > Likewise, in the pythonplot window the checkbox of a particular source can be chosen -and then <span -class="cmtt-10x-x-109">PLOT </span>button is clicked. This output in pythonplot window is shown in -Fig. <a -href="#x1-5700413">6.13<!--tex4ht:ref: pythonplot1 --></a> -<!--l. 315--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-5700413"></a> - - -<!--l. 317--><p class="noindent" ><img -src="figures/pythonplot1.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure 6.13: </span><span -class="content">output in a Pythonplot Window</span></div><!--tex4ht:label?: x1-5700413 --> - -<!--l. 320--><p class="indent" > </div><hr class="endfigure"> - - <h2 class="chapterHead"><span class="titlemark">Chapter 7</span><br /><a - id="x1-580007"></a>PCB Design</h2> Printed Circuit Board (PCB) <a - id="dx1-58001"></a>design is an important step in + id="x1-410006"></a>PCB Design</h2> Printed Circuit Board (PCB) <a + id="dx1-41001"></a>design is an important step in electronic system design. Every component of the circuit needs to be placed and connections routed to minimise delay and area. Each component has an associated footprint. Footprint refers to the physical layout of a component that is required to mount it on the PCB.<a - id="dx1-58002"></a> <a - id="dx1-58003"></a>PCB + id="dx1-41002"></a> <a + id="dx1-41003"></a>PCB design involves associating footprints to all components, placing them appropriately to minimise wire length and area, connecting the footprints using tracks/vias and finally extracting the required files needed for printing the PCB. Let us see the steps to design PCB using eSim. - <h3 class="sectionHead"><span class="titlemark">7.1 </span> <a - id="x1-590007.1"></a>Schematic creation for PCB design</h3> + <h3 class="sectionHead"><span class="titlemark">6.1 </span> <a + id="x1-420006.1"></a>Schematic creation for PCB design</h3> <!--l. 16--><p class="noindent" >In Chapter <a -href="#x1-300005">5<!--tex4ht:ref: chap5 --></a>, we have seen the differences between schematic for simulation and schematic -for PCB design. Let us design the PCB for an RC circuit. A resistor, capacitor, ground, power -flag and a connector are required. Connectors are used to take signals in and out of the +href="#x1-610009">9<!--tex4ht:ref: chap5 --></a>, we will see the differences between schematic for simulation and schematic for +PCB design. Let us design the PCB for a RC circuit. A resistor, capacitor, ground, power flag +and a connector are required. Connectors are used to take signals in and out of the PCB. <!--l. 22--><p class="indent" > Create the circuit schematic as shown in Fig. <a -href="#x1-590011">7.1<!--tex4ht:ref: pcbschfin --></a>. The two pin connector (<span +href="#x1-420011">6.1<!--tex4ht:ref: pcbschfin --></a>. The two pin connector (<span class="cmti-10x-x-109">CONN</span><span class="cmti-10x-x-109">_2</span>) can -be placed from the EEschema library <span -class="cmti-10x-x-109">conn</span>. See Sec. <span -class="cmbx-10x-x-109">??</span> to know more about EEschema -library <span -class="cmti-10x-x-109">conn</span>. Do the annotation and test for ERC. Refer to Chapter <a -href="#x1-300005">5<!--tex4ht:ref: chap5 --></a> to know more about -basic steps in schematic creation. -<!--l. 29--><p class="indent" > <hr class="figure"><div class="figure" +be placed from the Eeschema library <span +class="cmti-10x-x-109">conn</span>. Do the annotation and test for ERC. Refer to +Chapter <a +href="#x1-610009">9<!--tex4ht:ref: chap5 --></a> to know more about basic steps in schematic creation. +<!--l. 28--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-590011"></a> + id="x1-420011"></a> -<!--l. 31--><p class="noindent" ><img +<!--l. 30--><p class="noindent" ><img src="figures/pcbschfin.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.1: </span><span -class="content">Final circuit schematic for RC low pass circuit</span></div><!--tex4ht:label?: x1-590011 --> +><span class="id">Figure 6.1: </span><span +class="content">Final circuit schematic for RC low pass circuit</span></div><!--tex4ht:label?: x1-420011 --> -<!--l. 34--><p class="indent" > </div><hr class="endfigure"> - <h4 class="subsectionHead"><span class="titlemark">7.1.1 </span> <a - id="x1-600007.1.1"></a>Netlist generation for PCB</h4> +<!--l. 33--><p class="indent" > </div><hr class="endfigure"> + <h4 class="subsectionHead"><span class="titlemark">6.1.1 </span> <a + id="x1-430006.1.1"></a>Netlist generation for PCB</h4> <a - id="dx1-60001"></a> + id="dx1-43001"></a> <a - id="dx1-60002"></a> -<!--l. 39--><p class="noindent" >The netlist for PCB is different from that for simulation. To generate netlist for PCB, click on + id="dx1-43002"></a> +<!--l. 38--><p class="noindent" >The netlist for PCB is different from that for simulation. To generate netlist for PCB, click on the <span class="cmti-10x-x-109">Generate netlist </span>tool from the top toolbar in Schematic editor. In the Netlist window, under the tab <span class="cmti-10x-x-109">Pcbnew</span>, <a - id="dx1-60003"></a>click on the button <span + id="dx1-43003"></a>click on the button <span class="cmti-10x-x-109">Netlist</span>. This is shown in Fig. <a -href="#x1-600042">7.2<!--tex4ht:ref: netlistpcb --></a>. Click on +href="#x1-430042">6.2<!--tex4ht:ref: netlistpcb --></a>. Click on <span class="cmti-10x-x-109">Save </span>in the Save netlist file dialog box that opens up. Do not change the directory or the name of the netlist file. Save the schematic and close the schematic editor. @@ -2362,90 +1504,90 @@ or the name of the netlist file. Save the schematic and close the schematic edit > <a - id="x1-600042"></a> + id="x1-430042"></a> -<!--l. 49--><p class="noindent" ><img +<!--l. 48--><p class="noindent" ><img src="figures/netlistpcb.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.2: </span><span -class="content">Netlist generation for PCB</span></div><!--tex4ht:label?: x1-600042 --> +><span class="id">Figure 6.2: </span><span +class="content">Netlist generation for PCB</span></div><!--tex4ht:label?: x1-430042 --> -<!--l. 52--><p class="indent" > </div><hr class="endfigure"> -<!--l. 53--><p class="indent" > <span +<!--l. 51--><p class="indent" > </div><hr class="endfigure"> +<!--l. 52--><p class="indent" > <span class="cmti-10x-x-109">Note that the netlist for PCB has an extension </span><span class="cmtt-10x-x-109">.net</span><span class="cmti-10x-x-109">. The netlist created for simulation</span> <span class="cmti-10x-x-109">has an extension </span><span class="cmtt-10x-x-109">.cir</span>. - <h4 class="subsectionHead"><span class="titlemark">7.1.2 </span> <a - id="x1-610007.1.2"></a>Mapping of components using Footprint Editor</h4> + <h4 class="subsectionHead"><span class="titlemark">6.1.2 </span> <a + id="x1-440006.1.2"></a>Mapping of components using Footprint Editor</h4> <a - id="dx1-61001"></a> + id="dx1-44001"></a> <a - id="dx1-61002"></a> + id="dx1-44002"></a> <a - id="dx1-61003"></a> -<!--l. 60--><p class="noindent" >Once the netlist for PCB is created, one needs to map each component in the netlist to a + id="dx1-44003"></a> +<!--l. 59--><p class="noindent" >Once the netlist for PCB is created, one needs to map each component in the netlist to a footprint. The tool <span class="cmti-10x-x-109">Footprint Editor </span>is used for this. eSim uses <span class="cmtt-10x-x-109">CvPcb </span>as its footprint editor. <span class="cmtt-10x-x-109">CvPcb </span>is the footprint editor tool in KiCad. <a - id="dx1-61004"></a> -<!--l. 65--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">7.1.3 </span> <a - id="x1-620007.1.3"></a>Familiarising the Footprint Editor tool</h4> + id="dx1-44004"></a> +<!--l. 64--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">6.1.3 </span> <a + id="x1-450006.1.3"></a>Familiarising the Footprint Editor tool</h4> <a - id="dx1-62001"></a> -<!--l. 68--><p class="noindent" >If one opens the <span + id="dx1-45001"></a> +<!--l. 67--><p class="noindent" >If one opens the <span class="cmti-10x-x-109">Footprint Editor </span>after creating the <span class="cmtt-10x-x-109">.net </span>netlist file, the Footprint editor as shown in Fig. <a -href="#x1-620023">7.3<!--tex4ht:ref: fe --></a> will be obtained. The menu bar and toolbars and the panes are marked in +href="#x1-450023">6.3<!--tex4ht:ref: fe --></a> will be obtained. The menu bar and toolbars and the panes are marked in this figure. The menu bar will be available in the top left corner. The left pane has a list of components in the netlist file and the right pane has a list of available footprints for each component. <hr class="figure"><div class="figure" > <a - id="x1-620023"></a> + id="x1-450023"></a> -<!--l. 76--><p class="noindent" ><img +<!--l. 75--><p class="noindent" ><img src="figures/fe.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.3: </span><span +><span class="id">Figure 6.3: </span><span class="content">Footprint editor with the menu bar, toolbar, left pane and right pane -marked</span></div><!--tex4ht:label?: x1-620023 --> +marked</span></div><!--tex4ht:label?: x1-450023 --> -<!--l. 79--><p class="indent" > </div><hr class="endfigure"> -<!--l. 80--><p class="indent" > <span +<!--l. 78--><p class="indent" > </div><hr class="endfigure"> +<!--l. 79--><p class="indent" > <span class="cmti-10x-x-109">Note that if the Footprint Editor is opened before creating a ‘.net’ file, then the left and</span> <span class="cmti-10x-x-109">right panes will be empty</span>. <h5 class="subsubsectionHead"><a - id="x1-630007.1.3"></a>Toolbar</h5> -<!--l. 83--><p class="noindent" >Some of the important tools in the toolbar are shown in Fig. <a -href="#x1-630014">7.4<!--tex4ht:ref: tb_fe --></a>. They are explained below: + id="x1-460006.1.3"></a>Toolbar</h5> +<!--l. 82--><p class="noindent" >Some of the important tools in the toolbar are shown in Fig. <a +href="#x1-460014">6.4<!--tex4ht:ref: tb_fe --></a>. They are explained below: <hr class="figure"><div class="figure" > <a - id="x1-630014"></a> + id="x1-460014"></a> -<!--l. 87--><p class="noindent" ><img +<!--l. 86--><p class="noindent" ><img src="figures/tb_fe.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.4: </span><span -class="content">Some important tools in the toolbar</span></div><!--tex4ht:label?: x1-630014 --> +><span class="id">Figure 6.4: </span><span +class="content">Some important tools in the toolbar</span></div><!--tex4ht:label?: x1-460014 --> -<!--l. 90--><p class="indent" > </div><hr class="endfigure"> +<!--l. 89--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd class="compactenum">Save netlist and footprint files - Save the netlist and the footprints that are @@ -2453,7 +1595,7 @@ class="compactenum">Save netlist and footprint files - Save the netlist </dd><dt class="compactenum"> 2. </dt><dd class="compactenum">View selected footprint - View the selected footprint in 2D. See Sec. <a -href="#x1-640007.1.4">7.1.4<!--tex4ht:ref: viewfp --></a> for more +href="#x1-470006.1.4">6.1.4<!--tex4ht:ref: viewfp --></a> for more details. </dd><dt class="compactenum"> 3. </dt><dd @@ -2471,80 +1613,80 @@ class="compactenum">Display filtered footprint list - Display a filtered list of 6. </dt><dd class="compactenum">Display full footprint list - Display the list of all footprints available (without filtering)</dd></dl> - <h4 class="subsectionHead"><span class="titlemark">7.1.4 </span> <a - id="x1-640007.1.4"></a>Viewing footprints in 2D and 3D</h4> + <h4 class="subsectionHead"><span class="titlemark">6.1.4 </span> <a + id="x1-470006.1.4"></a>Viewing footprints in 2D and 3D</h4> <a - id="dx1-64001"></a> + id="dx1-47001"></a> <a - id="dx1-64002"></a> -<!--l. 111--><p class="noindent" >To view a footprint in 2D, select it from the right pane and click on <span + id="dx1-47002"></a> +<!--l. 110--><p class="noindent" >To view a footprint in 2D, select it from the right pane and click on <span class="cmti-10x-x-109">View selected footprint</span> from the menu bar. Let us view the footprint for <span class="cmtt-10x-x-109">SM1210</span>. Choose SM1210 from the right pane as shown in Fig. <a -href="#x1-640035">7.5<!--tex4ht:ref: sm --></a>. On clicking the <span +href="#x1-470035">6.5<!--tex4ht:ref: sm --></a>. On clicking the <span class="cmti-10x-x-109">View selected footprint </span>tool, the <span class="cmtt-10x-x-109">Footprint </span>window with the view in 2D will be displayed. Click on the <span class="cmti-10x-x-109">3D</span> tool in the <span class="cmtt-10x-x-109">Footprint </span>window, as shown in Fig. <a -href="#x1-640046">7.6<!--tex4ht:ref: 3d --></a>. A top view of the selected +href="#x1-470046">6.6<!--tex4ht:ref: 3d --></a>. A top view of the selected footprint in 3D is obtained. Click on the footprint and rotate it using mouse to get 3D views from various angles. One such side view of the footprint in 3D is shown in Fig. <a -href="#x1-640057">7.7<!--tex4ht:ref: 3dv --></a>. -<!--l. 122--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-470057">6.7<!--tex4ht:ref: 3dv --></a>. +<!--l. 121--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-640035"></a> + id="x1-470035"></a> -<!--l. 124--><p class="noindent" ><img +<!--l. 123--><p class="noindent" ><img src="figures/sm.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.5: </span><span +><span class="id">Figure 6.5: </span><span class="content">Viewing footprint for SM1210: 1. Choose the footprint SM1210 from the right pane, 2. Click on <span -class="cmti-10x-x-109">View selected footprint</span></span></div><!--tex4ht:label?: x1-640035 --> +class="cmti-10x-x-109">View selected footprint</span></span></div><!--tex4ht:label?: x1-470035 --> -<!--l. 128--><p class="indent" > </div><hr class="endfigure"> -<!--l. 129--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 127--><p class="indent" > </div><hr class="endfigure"> +<!--l. 128--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-640046"></a> + id="x1-470046"></a> -<!--l. 131--><p class="noindent" ><img +<!--l. 130--><p class="noindent" ><img src="figures/3d.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.6: </span><span +><span class="id">Figure 6.6: </span><span class="content">Footprint view in 2D. Click on <span -class="cmti-10x-x-109">3D </span>to get 3D view</span></div><!--tex4ht:label?: x1-640046 --> +class="cmti-10x-x-109">3D </span>to get 3D view</span></div><!--tex4ht:label?: x1-470046 --> -<!--l. 134--><p class="indent" > </div><hr class="endfigure"> -<!--l. 135--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 133--><p class="indent" > </div><hr class="endfigure"> +<!--l. 134--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-640057"></a> + id="x1-470057"></a> -<!--l. 137--><p class="noindent" ><img +<!--l. 136--><p class="noindent" ><img src="figures/3dv.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.7: </span><span -class="content">Side view of the footprint in 3D</span></div><!--tex4ht:label?: x1-640057 --> +><span class="id">Figure 6.7: </span><span +class="content">Side view of the footprint in 3D</span></div><!--tex4ht:label?: x1-470057 --> -<!--l. 140--><p class="indent" > </div><hr class="endfigure"> - <h4 class="subsectionHead"><span class="titlemark">7.1.5 </span> <a - id="x1-650007.1.5"></a>Mapping of components in the RC circuit</h4> -<!--l. 143--><p class="noindent" >Click on <span +<!--l. 139--><p class="indent" > </div><hr class="endfigure"> + <h4 class="subsectionHead"><span class="titlemark">6.1.5 </span> <a + id="x1-480006.1.5"></a>Mapping of components in the RC circuit</h4> +<!--l. 142--><p class="noindent" >Click on <span class="cmtt-10x-x-109">C1 </span>from the left pane. Choose the footprint <span class="cmti-10x-x-109">C1 </span>from the right pane by double clicking on it. Click on connector <span @@ -2554,7 +1696,7 @@ right pane by double clicking on it. Similarly choose the footprint <span class="cmti-10x-x-109">R3 </span>for the resistor <span class="cmtt-10x-x-109">R1</span>. The footprint mapping is shown in Fig. <a -href="#x1-650018">7.8<!--tex4ht:ref: map --></a>. Save the footprint association by clicking on the <span +href="#x1-480018">6.8<!--tex4ht:ref: map --></a>. Save the footprint association by clicking on the <span class="cmti-10x-x-109">Save</span> <span class="cmti-10x-x-109">netlist and footprint files </span>tool from the <span @@ -2568,73 +1710,73 @@ class="cmti-10x-x-109">Footprint Editor </span>window closes automatically. > <a - id="x1-650018"></a> + id="x1-480018"></a> -<!--l. 156--><p class="noindent" ><img +<!--l. 155--><p class="noindent" ><img src="figures/map.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.8: </span><span -class="content">Footprint mapping done</span></div><!--tex4ht:label?: x1-650018 --> +><span class="id">Figure 6.8: </span><span +class="content">Footprint mapping done</span></div><!--tex4ht:label?: x1-480018 --> -<!--l. 159--><p class="indent" > </div><hr class="endfigure"> -<!--l. 160--><p class="indent" > <span +<!--l. 158--><p class="indent" > </div><hr class="endfigure"> +<!--l. 159--><p class="indent" > <span class="cmti-10x-x-109">Note that one needs to browse to the directory where the schematic file is saved and save</span> <span class="cmti-10x-x-109">the ‘.net’ file in the same directory</span>. - <h3 class="sectionHead"><span class="titlemark">7.2 </span> <a - id="x1-660007.2"></a>Creation of PCB layout</h3> + <h3 class="sectionHead"><span class="titlemark">6.2 </span> <a + id="x1-490006.2"></a>Creation of PCB layout</h3> <a - id="dx1-66001"></a> + id="dx1-49001"></a> <a - id="dx1-66002"></a> -<!--l. 165--><p class="noindent" >The next step is to place the footprints and lay tracks between them to get the layout. This is + id="dx1-49002"></a> +<!--l. 164--><p class="noindent" >The next step is to place the footprints and lay tracks between them to get the layout. This is done using the <span class="cmti-10x-x-109">Layout Editor </span>tool. eSim uses <span class="cmtt-10x-x-109">Pcbnew</span>, the layout creation tool in KiCad, as its layout editor. -<!--l. 170--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">7.2.1 </span> <a - id="x1-670007.2.1"></a>Familiarizing the Layout Editor tool</h4> +<!--l. 169--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">6.2.1 </span> <a + id="x1-500006.2.1"></a>Familiarizing the Layout Editor tool</h4> <a - id="dx1-67001"></a> -<!--l. 173--><p class="noindent" >The layout editor with the various menu bar and toolbars is shown in Fig. <a -href="#x1-670029">7.9<!--tex4ht:ref: pcbnew --></a>. + id="dx1-50001"></a> +<!--l. 172--><p class="noindent" >The layout editor with the various menu bar and toolbars is shown in Fig. <a +href="#x1-500029">6.9<!--tex4ht:ref: pcbnew --></a>. <hr class="figure"><div class="figure" > <a - id="x1-670029"></a> + id="x1-500029"></a> -<!--l. 177--><p class="noindent" ><img +<!--l. 176--><p class="noindent" ><img src="figures/pcbnew.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.9: </span><span -class="content">Layout editor with menu bar, toolbars and layer options marked</span></div><!--tex4ht:label?: x1-670029 --> +><span class="id">Figure 6.9: </span><span +class="content">Layout editor with menu bar, toolbars and layer options marked</span></div><!--tex4ht:label?: x1-500029 --> -<!--l. 180--><p class="indent" > </div><hr class="endfigure"> -<!--l. 181--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 179--><p class="indent" > </div><hr class="endfigure"> +<!--l. 180--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-6700310"></a> + id="x1-5000310"></a> -<!--l. 183--><p class="noindent" ><img +<!--l. 182--><p class="noindent" ><img src="figures/toptble.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.10: </span><span -class="content">Top toolbar with important tools marked</span></div><!--tex4ht:label?: x1-6700310 --> +><span class="id">Figure 6.10: </span><span +class="content">Top toolbar with important tools marked</span></div><!--tex4ht:label?: x1-5000310 --> -<!--l. 186--><p class="indent" > </div><hr class="endfigure"> +<!--l. 185--><p class="indent" > </div><hr class="endfigure"> <h5 class="subsubsectionHead"><a - id="x1-680007.2.1"></a>Top toolbar</h5> -<!--l. 189--><p class="noindent" >Some of the important menu options in the top menu bar are shown in Fig. <a -href="#x1-6700310">7.10<!--tex4ht:ref: toptble --></a>. They are + id="x1-510006.2.1"></a>Top toolbar</h5> +<!--l. 188--><p class="noindent" >Some of the important menu options in the top menu bar are shown in Fig. <a +href="#x1-5000310">6.10<!--tex4ht:ref: toptble --></a>. They are explained below: <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd @@ -2659,12 +1801,12 @@ class="compactenum">Show active layer selections and select layer pair for route </dd><dt class="compactenum"> 7. </dt><dd class="compactenum">Mode footprint: Manual/automatic move and place - Move and place modules</dd></dl> -<!--l. 207--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">7.2.2 </span> <a - id="x1-690007.2.2"></a>Hotkeys</h4> +<!--l. 206--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">6.2.2 </span> <a + id="x1-520006.2.2"></a>Hotkeys</h4> <a - id="dx1-69001"></a> -<!--l. 209--><p class="noindent" >A list of hotkeys are given below: + id="dx1-52001"></a> +<!--l. 208--><p class="noindent" >A list of hotkeys are given below: <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd class="compactenum">F1 - Zoom in @@ -2699,18 +1841,18 @@ class="compactenum">Ctrl+Z - Undo </dd><dt class="compactenum"> 11. </dt><dd class="compactenum">E - Edit Item</dd></dl> -<!--l. 223--><p class="noindent" >The list can be viewed by selecting <span +<!--l. 222--><p class="noindent" >The list can be viewed by selecting <span class="cmti-10x-x-109">Preferences </span>from the top menu bar and choosing <span class="cmti-10x-x-109">List Current</span> <span class="cmti-10x-x-109">Keys </span>from the option <span class="cmti-10x-x-109">Hotkeys</span>. -<!--l. 227--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">7.2.3 </span> <a - id="x1-700007.2.3"></a>PCB design example using RC circuit</h4> +<!--l. 226--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">6.2.3 </span> <a + id="x1-530006.2.3"></a>PCB design example using RC circuit</h4> <a - id="dx1-70001"></a> -<!--l. 228--><p class="noindent" >Click on <span + id="dx1-53001"></a> +<!--l. 227--><p class="noindent" >Click on <span class="cmti-10x-x-109">Layout Editor </span>from the eSim toolbar. Click on <span class="cmti-10x-x-109">Read Netlist </span>tool from the top toolbar. Click on <span @@ -2722,85 +1864,85 @@ class="cmti-10x-x-109">Read Current</span> <span class="cmti-10x-x-109">Netlist </span>on the Netlist window. The message area in the Netlist window says that the RC_pcb.net has been read. The sequence of operations is shown in Fig. <a -href="#x1-7000411">7.11<!--tex4ht:ref: brnet --></a>. +href="#x1-5300411">6.11<!--tex4ht:ref: brnet --></a>. <a - id="dx1-70002"></a><a - id="dx1-70003"></a><hr class="figure"><div class="figure" + id="dx1-53002"></a><a + id="dx1-53003"></a><hr class="figure"><div class="figure" > <a - id="x1-7000411"></a> + id="x1-5300411"></a> -<!--l. 239--><p class="noindent" ><img +<!--l. 238--><p class="noindent" ><img src="figures/rcpcb.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.11: </span><span +><span class="id">Figure 6.11: </span><span class="content">Importing netlist file to layout editor: 1. Browse netlist Files, 2. Choose -the RC_pcb.net file, 3. Read Netlist file, 4. Close</span></div><!--tex4ht:label?: x1-7000411 --> +the RC_pcb.net file, 3. Read Netlist file, 4. Close</span></div><!--tex4ht:label?: x1-5300411 --> -<!--l. 243--><p class="indent" > </div><hr class="endfigure"> -<!--l. 244--><p class="indent" > The footprint modules will now be imported to the top left hand corner of the layout +<!--l. 242--><p class="indent" > </div><hr class="endfigure"> +<!--l. 243--><p class="indent" > The footprint modules will now be imported to the top left hand corner of the layout editor window. This is shown in Fig. <a -href="#x1-7000512">7.12<!--tex4ht:ref: netlisttop --></a>. <hr class="figure"><div class="figure" +href="#x1-5300512">6.12<!--tex4ht:ref: netlisttop --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7000512"></a> + id="x1-5300512"></a> -<!--l. 248--><p class="noindent" ><img +<!--l. 247--><p class="noindent" ><img src="figures/netlisttop.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.12: </span><span -class="content">Footprint modules imported to top left corner of layout editor window</span></div><!--tex4ht:label?: x1-7000512 --> +><span class="id">Figure 6.12: </span><span +class="content">Footprint modules imported to top left corner of layout editor window</span></div><!--tex4ht:label?: x1-5300512 --> -<!--l. 251--><p class="indent" > </div><hr class="endfigure"> -<!--l. 252--><p class="indent" > Zoom in to the top left corner by pressing the key <span +<!--l. 250--><p class="indent" > </div><hr class="endfigure"> +<!--l. 251--><p class="indent" > Zoom in to the top left corner by pressing the key <span class="cmtt-10x-x-109">F1 </span>or using the scroll button of the mouse. The zoomed in version of the imported netlist is shown in Fig. <a -href="#x1-7000613">7.13<!--tex4ht:ref: zoom --></a>. -<!--l. 256--><p class="indent" > Let us now place this in the center of the layout editor window. <hr class="figure"><div class="figure" +href="#x1-5300613">6.13<!--tex4ht:ref: zoom --></a>. +<!--l. 255--><p class="indent" > Let us now place this in the center of the layout editor window. <hr class="figure"><div class="figure" > <a - id="x1-7000613"></a> + id="x1-5300613"></a> -<!--l. 260--><p class="noindent" ><img +<!--l. 259--><p class="noindent" ><img src="figures/zoom.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.13: </span><span -class="content">Zoomed in version of the imported netlist</span></div><!--tex4ht:label?: x1-7000613 --> +><span class="id">Figure 6.13: </span><span +class="content">Zoomed in version of the imported netlist</span></div><!--tex4ht:label?: x1-5300613 --> -<!--l. 263--><p class="indent" > </div><hr class="endfigure"> -<!--l. 264--><p class="indent" > Click on <span +<!--l. 262--><p class="indent" > </div><hr class="endfigure"> +<!--l. 263--><p class="indent" > Click on <span class="cmti-10x-x-109">Mode footprint: Manual/automatic move and place </span>tool from the top toolbar. Place the cursor near the center of the layout editor window. Right click and choose <span class="cmti-10x-x-109">Glob</span> <span class="cmti-10x-x-109">move and place</span>. Choose <span class="cmti-10x-x-109">move all modules</span>. The sequence of operations is shown in Fig. <a -href="#x1-7000714">7.14<!--tex4ht:ref: movep --></a>. +href="#x1-5300714">6.14<!--tex4ht:ref: movep --></a>. Click on <span class="cmti-10x-x-109">Yes </span>on the confirmation window to move the modules. Zoom in using the F1 key. The current placement of components after zooming in is shown in Fig. <a -href="#x1-70008r1">7.15a<!--tex4ht:ref: curplace --></a>. +href="#x1-53008r1">6.15a<!--tex4ht:ref: curplace --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7000714"></a> + id="x1-5300714"></a> -<!--l. 273--><p class="noindent" ><img +<!--l. 272--><p class="noindent" ><img src="figures/movep.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.14: </span><span +><span class="id">Figure 6.14: </span><span class="content">Moving and placing modules to the center of layout editor. 1. Click on <span class="cmti-10x-x-109">Mode footprint: Manual/automatic move and place</span>, 2. Place cursor at center of layout @@ -2808,18 +1950,18 @@ editor and right click on it 3. Choose <span class="cmti-10x-x-109">Glob Move and Place </span>and then choose <span class="cmti-10x-x-109">Move All</span> <span -class="cmti-10x-x-109">Modules.</span></span></div><!--tex4ht:label?: x1-7000714 --> +class="cmti-10x-x-109">Modules.</span></span></div><!--tex4ht:label?: x1-5300714 --> -<!--l. 280--><p class="indent" > </div><hr class="endfigure"> -<!--l. 287--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 279--><p class="indent" > </div><hr class="endfigure"> +<!--l. 286--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7001015"></a> + id="x1-5301015"></a> <a - id="x1-70008r1"></a> -<!--l. 291--><p class="noindent" > <img + id="x1-53008r1"></a> +<!--l. 290--><p class="noindent" > <img src="figures/curplace.png" alt="PIC" > <span @@ -2852,7 +1994,7 @@ class="cmr-9">of the</span> class="cmr-9">layout</span> <span class="cmr-9">editor</span> <a - id="x1-70009r2"></a> <img + id="x1-53009r2"></a> <img src="figures/fplace.png" alt="PIC" > <span @@ -2876,96 +2018,96 @@ class="cmr-9">moving</span> <span class="cmr-9">P1</span> <br /> <div class="caption" -><span class="id">Figure 7.15: </span><span -class="content">Different stages of placement of modules on PCB</span></div><!--tex4ht:label?: x1-7001015 --> +><span class="id">Figure 6.15: </span><span +class="content">Different stages of placement of modules on PCB</span></div><!--tex4ht:label?: x1-5301015 --> -<!--l. 296--><p class="indent" > </div><hr class="endfigure"> -<!--l. 297--><p class="indent" > We need to arrange the modules properly to lay tracks. Rotate the connector P1 by +<!--l. 295--><p class="indent" > </div><hr class="endfigure"> +<!--l. 296--><p class="indent" > We need to arrange the modules properly to lay tracks. Rotate the connector P1 by placing the cursor on top of P1 and pressing R. Move it by placing the cursor on top of it and pressing M. The final placement is shown in Fig. <a -href="#x1-70009r2">7.15b<!--tex4ht:ref: fplace --></a>. <a - id="dx1-70011"></a> -<!--l. 303--><p class="indent" > Let us now lay the tracks. Let us first change the track width. Click on <span +href="#x1-53009r2">6.15b<!--tex4ht:ref: fplace --></a>. <a + id="dx1-53011"></a> +<!--l. 302--><p class="indent" > Let us now lay the tracks. Let us first change the track width. Click on <span class="cmti-10x-x-109">Design rules </span>from the top menu bar. Click on <span class="cmti-10x-x-109">Design rules</span>. This is shown in Fig. <a -href="#x1-7001416">7.16<!--tex4ht:ref: drules --></a>. The <span +href="#x1-5301416">6.16<!--tex4ht:ref: drules --></a>. The <span class="cmti-10x-x-109">Design Rules Editor</span> window opens up. Here one can edit the various design rules. Double click on the track width field to edit it. Type 0.8 and press <span class="cmtt-10x-x-109">Enter</span>. Click on OK. Fig. <a -href="#x1-7001517">7.17<!--tex4ht:ref: druleedit --></a> shows the sequence of +href="#x1-5301517">6.17<!--tex4ht:ref: druleedit --></a> shows the sequence of operations. <a - id="dx1-70012"></a><a - id="dx1-70013"></a> <hr class="figure"><div class="figure" + id="dx1-53012"></a><a + id="dx1-53013"></a> <hr class="figure"><div class="figure" > <a - id="x1-7001416"></a> + id="x1-5301416"></a> -<!--l. 313--><p class="noindent" ><img +<!--l. 312--><p class="noindent" ><img src="figures/drules.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.16: </span><span +><span class="id">Figure 6.16: </span><span class="content">Choose <span class="cmti-10x-x-109">Design Rules </span>from the top menu bar and <span -class="cmti-10x-x-109">Design Rules </span>again</span></div><!--tex4ht:label?: x1-7001416 --> +class="cmti-10x-x-109">Design Rules </span>again</span></div><!--tex4ht:label?: x1-5301416 --> -<!--l. 317--><p class="indent" > </div><hr class="endfigure"> -<!--l. 318--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 316--><p class="indent" > </div><hr class="endfigure"> +<!--l. 317--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7001517"></a> + id="x1-5301517"></a> -<!--l. 320--><p class="noindent" ><img +<!--l. 319--><p class="noindent" ><img src="figures/druleedit.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.17: </span><span +><span class="id">Figure 6.17: </span><span class="content">Changing the track width: 1. Double click on <span class="cmti-10x-x-109">Track Width </span>field and type 0.8, 2. Click on <span -class="cmti-10x-x-109">OK</span></span></div><!--tex4ht:label?: x1-7001517 --> +class="cmti-10x-x-109">OK</span></span></div><!--tex4ht:label?: x1-5301517 --> -<!--l. 324--><p class="indent" > </div><hr class="endfigure"> -<!--l. 326--><p class="indent" > Click on <span +<!--l. 323--><p class="indent" > </div><hr class="endfigure"> +<!--l. 325--><p class="indent" > Click on <span class="cmti-10x-x-109">Back </span>from the <span class="cmti-10x-x-109">Layer </span>options as shown in Fig. <a -href="#x1-7001718">7.18<!--tex4ht:ref: layer --></a>. <a - id="dx1-70016"></a><hr class="figure"><div class="figure" +href="#x1-5301718">6.18<!--tex4ht:ref: layer --></a>. <a + id="dx1-53016"></a><hr class="figure"><div class="figure" > <a - id="x1-7001718"></a> + id="x1-5301718"></a> -<!--l. 330--><p class="noindent" ><img +<!--l. 329--><p class="noindent" ><img src="figures/layer.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.18: </span><span +><span class="id">Figure 6.18: </span><span class="content">Choosing the copper layer <span -class="cmti-10x-x-109">Back</span></span></div><!--tex4ht:label?: x1-7001718 --> +class="cmti-10x-x-109">Back</span></span></div><!--tex4ht:label?: x1-5301718 --> -<!--l. 333--><p class="indent" > </div><hr class="endfigure"> -<!--l. 334--><p class="indent" > Let us now start laying the tracks. Place the cursor above the left terminal of R1 +<!--l. 332--><p class="indent" > </div><hr class="endfigure"> +<!--l. 333--><p class="indent" > Let us now start laying the tracks. Place the cursor above the left terminal of R1 in the layout editor window. Press the key <span class="cmtt-10x-x-109">x</span>. Move the cursor down and double click on the left terminal of C1. A track is formed. This is shown in Fig. <a -href="#x1-70018r1">7.19a<!--tex4ht:ref: track1 --></a>. +href="#x1-53018r1">6.19a<!--tex4ht:ref: track1 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7002119"></a> + id="x1-5302119"></a> <a - id="x1-70018r1"></a> -<!--l. 342--><p class="noindent" > <img + id="x1-53018r1"></a> +<!--l. 341--><p class="noindent" > <img src="figures/track1.png" alt="PIC" > <span @@ -2982,7 +2124,7 @@ class="cmr-9">resistor</span> class="cmr-9">and</span> <span class="cmr-9">capacitor</span> <a - id="x1-70019r2"></a> <img + id="x1-53019r2"></a> <img src="figures/track2.png" alt="PIC" > <span @@ -2999,7 +2141,7 @@ class="cmr-9">capacitor</span> class="cmr-9">and</span> <span class="cmr-9">connector</span> <a - id="x1-70020r3"></a> <img + id="x1-53020r3"></a> <img src="figures/track3.png" alt="PIC" > <span @@ -3017,66 +2159,66 @@ class="cmr-9">and</span> <span class="cmr-9">resistor</span> <br /> <div class="caption" -><span class="id">Figure 7.19: </span><span -class="content">Different stages of laying tracks during PCB design</span></div><!--tex4ht:label?: x1-7002119 --> +><span class="id">Figure 6.19: </span><span +class="content">Different stages of laying tracks during PCB design</span></div><!--tex4ht:label?: x1-5302119 --> -<!--l. 350--><p class="indent" > </div><hr class="endfigure"> -<!--l. 351--><p class="indent" > Similarly lay the track between capacitor C1 and connector P1 as shown in +<!--l. 349--><p class="indent" > </div><hr class="endfigure"> +<!--l. 350--><p class="indent" > Similarly lay the track between capacitor C1 and connector P1 as shown in Fig. <a -href="#x1-70019r2">7.19b<!--tex4ht:ref: track2 --></a>. The last track needs to be laid at an angle. To do so, place the cursor +href="#x1-53019r2">6.19b<!--tex4ht:ref: track2 --></a>. The last track needs to be laid at an angle. To do so, place the cursor above the second terminal of R1. Press the key x and move the cursor diagonally down. Double click on the other terminal of the connector. The track will be laid as shown in Fig. <a -href="#x1-70020r3">7.19c<!--tex4ht:ref: track3 --></a>. All tracks are now laid. The next step is to create PCB +href="#x1-53020r3">6.19c<!--tex4ht:ref: track3 --></a>. All tracks are now laid. The next step is to create PCB edges. -<!--l. 359--><p class="indent" > Choose <span +<!--l. 358--><p class="indent" > Choose <span class="cmti-10x-x-109">PCB</span><span class="cmti-10x-x-109">_edges </span>from the <span class="cmti-10x-x-109">Layer </span>options to add edges. Click on <span class="cmti-10x-x-109">Add graphic line or</span> <span class="cmti-10x-x-109">polygon </span>from the toolbar on the left. Fig. <a -href="#x1-7002320">7.20<!--tex4ht:ref: pcbedges --></a> shows the sequence of operations. Let us now +href="#x1-5302320">6.20<!--tex4ht:ref: pcbedges --></a> shows the sequence of operations. Let us now start drawing edges for PCB. <a - id="dx1-70022"></a><hr class="figure"><div class="figure" + id="dx1-53022"></a><hr class="figure"><div class="figure" > <a - id="x1-7002320"></a> + id="x1-5302320"></a> -<!--l. 366--><p class="noindent" ><img +<!--l. 365--><p class="noindent" ><img src="figures/pcbedges.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.20: </span><span +><span class="id">Figure 6.20: </span><span class="content">Creating PCB edges: 1. Choose <span class="cmti-10x-x-109">PCB</span><span class="cmti-10x-x-109">_Edges </span>from <span class="cmti-10x-x-109">Layer </span>options 2. Choose <span -class="cmti-10x-x-109">Add graphic line or polygon </span>from left toolbar</span></div><!--tex4ht:label?: x1-7002320 --> +class="cmti-10x-x-109">Add graphic line or polygon </span>from left toolbar</span></div><!--tex4ht:label?: x1-5302320 --> -<!--l. 371--><p class="indent" > </div><hr class="endfigure"> -<!--l. 372--><p class="indent" > Click to the left of the layout. Move cursor horizontally to the right. Click once to change +<!--l. 370--><p class="indent" > </div><hr class="endfigure"> +<!--l. 371--><p class="indent" > Click to the left of the layout. Move cursor horizontally to the right. Click once to change orientation. Move cursor vertically down. Draw the edges as shown in Fig. <a -href="#x1-7002421">7.21<!--tex4ht:ref: pcbed --></a>. Double click +href="#x1-5302421">6.21<!--tex4ht:ref: pcbed --></a>. Double click to finish drawing the edges. <hr class="figure"><div class="figure" > <a - id="x1-7002421"></a> + id="x1-5302421"></a> -<!--l. 378--><p class="noindent" ><img +<!--l. 377--><p class="noindent" ><img src="figures/pcbed.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.21: </span><span -class="content">PCB edges drawn</span></div><!--tex4ht:label?: x1-7002421 --> +><span class="id">Figure 6.21: </span><span +class="content">PCB edges drawn</span></div><!--tex4ht:label?: x1-5302421 --> -<!--l. 381--><p class="indent" > </div><hr class="endfigure"> -<!--l. 383--><p class="indent" > Click on <span +<!--l. 380--><p class="indent" > </div><hr class="endfigure"> +<!--l. 382--><p class="indent" > Click on <span class="cmti-10x-x-109">Perform design rules check </span>from the top toolbar to check for design rules. The <span class="cmti-10x-x-109">DRC Control </span>window opens up. Click on <span @@ -3085,32 +2227,32 @@ class="cmtt-10x-x-109">Error</span> <span class="cmtt-10x-x-109">messages </span>tab. Click on <span class="cmti-10x-x-109">OK </span>to close DRC control window. Fig. <a -href="#x1-7002622">7.22<!--tex4ht:ref: drc --></a> shows the sequence of +href="#x1-5302622">6.22<!--tex4ht:ref: drc --></a> shows the sequence of operations. <a - id="dx1-70025"></a><hr class="figure"><div class="figure" + id="dx1-53025"></a><hr class="figure"><div class="figure" > <a - id="x1-7002622"></a> + id="x1-5302622"></a> -<!--l. 391--><p class="noindent" ><img +<!--l. 390--><p class="noindent" ><img src="figures/drc.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.22: </span><span +><span class="id">Figure 6.22: </span><span class="content">Performing design rules check: 1. Click on <span class="cmti-10x-x-109">Start DRC</span>, 2. Click on <span -class="cmti-10x-x-109">Ok</span></span></div><!--tex4ht:label?: x1-7002622 --> +class="cmti-10x-x-109">Ok</span></span></div><!--tex4ht:label?: x1-5302622 --> -<!--l. 395--><p class="indent" > </div><hr class="endfigure"> -<!--l. 396--><p class="indent" > Click on <span +<!--l. 394--><p class="indent" > </div><hr class="endfigure"> +<!--l. 395--><p class="indent" > Click on <span class="cmti-10x-x-109">Save board </span>on the top toolbar. -<!--l. 398--><p class="indent" > To generate Gerber files, click on <span +<!--l. 397--><p class="indent" > To generate Gerber files, click on <span class="cmti-10x-x-109">File </span>from the top menu bar. Click on <span class="cmti-10x-x-109">Plot</span>. This is shown in Fig. <a -href="#x1-7002823">7.23<!--tex4ht:ref: plot --></a>. The plot window opens up. One can choose which layers to plot by +href="#x1-5302823">6.23<!--tex4ht:ref: plot --></a>. The plot window opens up. One can choose which layers to plot by selecting/deselecting them from the <span class="cmtt-10x-x-109">Layers </span>pane on the left side. One can also choose the format used to plot them. Choose <span @@ -3120,1005 +2262,1284 @@ be chosen in this window. Click on <span class="cmti-10x-x-109">Plot</span>. The message window shows the location in which the Gerber files are created. Click on <span class="cmti-10x-x-109">Close</span>. This is shown in Fig. <a -href="#x1-7002924">7.24<!--tex4ht:ref: plot2 --></a>. +href="#x1-5302924">6.24<!--tex4ht:ref: plot2 --></a>. <a - id="dx1-70027"></a><hr class="figure"><div class="figure" + id="dx1-53027"></a><hr class="figure"><div class="figure" > <a - id="x1-7002823"></a> + id="x1-5302823"></a> -<!--l. 411--><p class="noindent" ><img +<!--l. 410--><p class="noindent" ><img src="figures/plot.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.23: </span><span +><span class="id">Figure 6.23: </span><span class="content">Choosing <span class="cmti-10x-x-109">Plot </span>from the <span -class="cmti-10x-x-109">File </span>menu</span></div><!--tex4ht:label?: x1-7002823 --> +class="cmti-10x-x-109">File </span>menu</span></div><!--tex4ht:label?: x1-5302823 --> -<!--l. 414--><p class="indent" > </div><hr class="endfigure"> -<!--l. 415--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 413--><p class="indent" > </div><hr class="endfigure"> +<!--l. 414--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7002924"></a> + id="x1-5302924"></a> -<!--l. 417--><p class="noindent" ><img +<!--l. 416--><p class="noindent" ><img src="figures/plot2.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 7.24: </span><span +><span class="id">Figure 6.24: </span><span class="content">Creating Gerber files: 1. Choose <span class="cmti-10x-x-109">Gerber </span>as the plot format, 2. Click on <span class="cmti-10x-x-109">Plot</span>. Message window shows location in which Gerber files are created, 3. Click on <span -class="cmti-10x-x-109">Close</span></span></div><!--tex4ht:label?: x1-7002924 --> +class="cmti-10x-x-109">Close</span></span></div><!--tex4ht:label?: x1-5302924 --> -<!--l. 422--><p class="indent" > </div><hr class="endfigure"> -<!--l. 423--><p class="indent" > The PCB design of RC circuit is now complete. To know more about Pcbnew, refer to +<!--l. 421--><p class="indent" > </div><hr class="endfigure"> +<!--l. 422--><p class="indent" > The PCB design of RC circuit is now complete. To know more about Pcbnew, refer to <span class="cite"> [<a href="#Xkicad">15</a>]</span> or <span class="cite"> [<a href="#Xkicad2">16</a>]</span>. - <h2 class="chapterHead"><span class="titlemark">Chapter 8</span><br /><a - id="x1-710008"></a>Model Editor</h2> + <h2 class="chapterHead"><span class="titlemark">Chapter 7</span><br /><a + id="x1-540007"></a>Model Editor</h2> <!--l. 4--><p class="noindent" >Spice based simulators include a feature which allows accurate modeling of semiconductor -devices such as diodes, transistors etc. eSim Model Builder provides a facility to define a new -model for devices such as diodes, MOSFET, BJT, JFET, IGBT, Magnetic core etc. Model -Builder in eSim lets the user enter the values of parameters depending on the type of device -for which a model is required. The parameter values can be obtained from the data-sheet -of the device. A newly created model can be exported to the model library and -one can import it for different projects, whenever required. Model Builder also +devices such as diodes, transistors etc. eSim Model Editor provides a facility to define a new +model for devices such as <span +class="cmti-10x-x-109">diodes, MOSFET, BJT, JFET, IGBT, Magnetic core </span>etc. Model +Editor in eSim lets the user enter the values of parameters depending on the type of +device for which a model is required. The parameter values can be obtained from the +data-sheet of the device. A newly created model can be exported to the model library +and one can import it for different projects, whenever required. Model Editor also provides a facility to edit existing models. The GUI of the model editor is as shown in Fig. <a -href="#x1-710011">8.1<!--tex4ht:ref: modeleditor --></a> +href="#x1-540011">7.1<!--tex4ht:ref: modeleditor --></a> <!--l. 15--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-710011"></a> + id="x1-540011"></a> <!--l. 17--><p class="noindent" ><img -src="figures/modeleditor.png" alt="PIC" +src="figures/modeleditor_new.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.1: </span><span -class="content">Model Editor</span></div><!--tex4ht:label?: x1-710011 --> +><span class="id">Figure 7.1: </span><span +class="content">Model Editor</span></div><!--tex4ht:label?: x1-540011 --> <!--l. 20--><p class="indent" > </div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">8.1 </span> <a - id="x1-720008.1"></a>Creating New Model Library </h3> -<!--l. 24--><p class="noindent" >eSim lets used create new model libraries based on the template model libraries. on selecting + <h3 class="sectionHead"><span class="titlemark">7.1 </span> <a + id="x1-550007.1"></a>Creating New Model Library </h3> +<!--l. 24--><p class="noindent" >eSim lets us create new model libraries based on the template model libraries. On selecting <span -class="cmti-10x-x-109">New </span>button the window is popped to name the new library file. The library file has to be -unique otherwise the error message appears on the window. +class="cmtt-10x-x-109">New </span>button the window is popped as shown in Fig. <a +href="#x1-550012">7.2<!--tex4ht:ref: modeleditor_new --></a>. The name has to be unique otherwise +the error message appears on the window. <!--l. 27--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-720012"></a> + id="x1-550012"></a> <!--l. 29--><p class="noindent" ><img -src="figures/modeleditor_new.png" alt="PIC" +src="figures/modeleditor.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.2: </span><span -class="content">Creating New Model Library</span></div><!--tex4ht:label?: x1-720012 --> +><span class="id">Figure 7.2: </span><span +class="content">Creating New Model Library</span></div><!--tex4ht:label?: x1-550012 --> <!--l. 32--><p class="indent" > </div><hr class="endfigure"> -<!--l. 34--><p class="indent" > After the OK button is pressed the type of model library to be created is chosen by +<!--l. 33--><p class="indent" > After the OK button is pressed the type of model library to be created is chosen by selecting one of the types on the left hand side i.e. <span class="cmtt-10x-x-109">Diode, BJT, MOS, JFET, IGBT,</span> <span -class="cmtt-10x-x-109">Magnetic Core</span>. The template model library is then opened in the tabular form. As shown in -Fig. <a -href="#x1-720023">8.3<!--tex4ht:ref: modelnew --></a> -<!--l. 36--><p class="indent" > <hr class="figure"><div class="figure" +class="cmtt-10x-x-109">Magnetic Core</span>. The template model library opens up in a tabular form as shown in Fig. <a +href="#x1-550023">7.3<!--tex4ht:ref: modelnew --></a> +<hr class="figure"><div class="figure" > <a - id="x1-720023"></a> + id="x1-550023"></a> -<!--l. 38--><p class="noindent" ><img +<!--l. 36--><p class="noindent" ><img src="figures/modelnew.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.3: </span><span -class="content">Choosing the Template Model Library </span></div><!--tex4ht:label?: x1-720023 --> +><span class="id">Figure 7.3: </span><span +class="content">Choosing the Template Model Library </span></div><!--tex4ht:label?: x1-550023 --> -<!--l. 41--><p class="indent" > </div><hr class="endfigure"> -<!--l. 43--><p class="indent" > The new parameters can be added or a current parameters can be removed using <span -class="cmti-10x-x-109">ADD</span> +<!--l. 39--><p class="indent" > </div><hr class="endfigure"> + +<!--l. 43--><p class="indent" > New parameters can be added or current parameters can be removed using <span +class="cmtt-10x-x-109">ADD</span> and <span -class="cmti-10x-x-109">REMOVE </span>buttons. Also the values of parameters can be changed in the table. The -adding and removing of the parameters in a library files is as shown in the Fig. <a -href="#x1-720034">8.4<!--tex4ht:ref: modeladd --></a> and +class="cmtt-10x-x-109">REMOVE </span>buttons. Also the values of parameters can be changed in the table. +Adding and removing the parameters in library files is shown in the Fig. <a +href="#x1-550034">7.4<!--tex4ht:ref: modeladd --></a> and Fig. <a -href="#x1-720045">8.5<!--tex4ht:ref: modelremove --></a> +href="#x1-550045">7.5<!--tex4ht:ref: modelremove --></a> <!--l. 45--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-720034"></a> + id="x1-550034"></a> <!--l. 47--><p class="noindent" ><img src="figures/modeladd.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.4: </span><span -class="content">Adding the Parameter in a Library</span></div><!--tex4ht:label?: x1-720034 --> +><span class="id">Figure 7.4: </span><span +class="content">Adding the Parameter in a Library</span></div><!--tex4ht:label?: x1-550034 --> <!--l. 50--><p class="indent" > </div><hr class="endfigure"> <!--l. 52--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-720045"></a> + id="x1-550045"></a> <!--l. 54--><p class="noindent" ><img src="figures/modelremove.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.5: </span><span -class="content">Removing a Parameter from a Library </span></div><!--tex4ht:label?: x1-720045 --> +><span class="id">Figure 7.5: </span><span +class="content">Removing a Parameter from a Library </span></div><!--tex4ht:label?: x1-550045 --> <!--l. 57--><p class="indent" > </div><hr class="endfigure"> -<!--l. 59--><p class="indent" > After the editing of the model library is done the file can be saved selecting the <span -class="cmti-10x-x-109">SAVE</span> +<!--l. 59--><p class="indent" > After the editing of the model library is done, the file can be saved by selecting the <span +class="cmtt-10x-x-109">SAVE</span> button. These libraries are saved in the <span -class="cmti-10x-x-109">Use Libraries </span>folder under <span -class="cmti-10x-x-109">DecviceModelLibrary </span>folder -in the project folder. - <h3 class="sectionHead"><span class="titlemark">8.2 </span> <a - id="x1-730008.2"></a>Editing Current Model Library</h3> -<!--l. 62--><p class="noindent" >The current model library can be saved using <span -class="cmti-10x-x-109">EDIT </span>option. On clicking the <span -class="cmti-10x-x-109">EDIT </span>button the -file dialog opens where all the library files are saved as shown in Fig. <a -href="#x1-730016">8.6<!--tex4ht:ref: modeledit --></a> -<!--l. 64--><p class="indent" > <hr class="figure"><div class="figure" +class="cmti-10x-x-109">User Libraries </span>folder under <span +class="cmti-10x-x-109">deviceModelLibrary</span> +repository. + <h3 class="sectionHead"><span class="titlemark">7.2 </span> <a + id="x1-560007.2"></a>Editing Current Model Library</h3> +<!--l. 62--><p class="noindent" >The existing model library can be modified using <span +class="cmtt-10x-x-109">EDIT </span>option. On clicking the <span +class="cmtt-10x-x-109">EDIT </span>button +the file dialog opens where all the library files are saved as shown in Fig. <a +href="#x1-560016">7.6<!--tex4ht:ref: modeledit --></a>. You can select +the library you want to edit. Once you are done with the editing, click on <span +class="cmtt-10x-x-109">SAVE</span> +button. +<!--l. 65--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-730016"></a> + id="x1-560016"></a> -<!--l. 66--><p class="noindent" ><img +<!--l. 67--><p class="noindent" ><img src="figures/modeledit.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 8.6: </span><span -class="content">Editing Existing Model Library</span></div><!--tex4ht:label?: x1-730016 --> - -<!--l. 69--><p class="indent" > </div><hr class="endfigure"> -<!--l. 71--><p class="indent" > Further on clicking the <span -class="cmti-10x-x-109">SAVE </span>button the edited model library is saved in the <span -class="cmti-10x-x-109">Use</span> +><span class="id">Figure 7.6: </span><span +class="content">Editing Existing Model Library</span></div><!--tex4ht:label?: x1-560016 --> + +<!--l. 70--><p class="indent" > </div><hr class="endfigure"> + <h3 class="sectionHead"><span class="titlemark">7.3 </span> <a + id="x1-570007.3"></a>Uploading external .lib file to eSim repository</h3> +<!--l. 73--><p class="noindent" >eSim directly cannot use the external .lib file. It has to be uploaded to eSim repository before +using it in a circuit. eSim provides the facility to upload library files. They are then converted +into xml format, which can be easily modified from the eSim interface. On clicking <span +class="cmtt-10x-x-109">UPLOAD</span> +button the library can be uploaded from any location. The model library will be +saved with the name you have provided, in the <span +class="cmti-10x-x-109">User Libraries </span>folder of repository <span -class="cmti-10x-x-109">Libraries </span>folder under <span -class="cmti-10x-x-109">DecviceModelLibrary </span>folder in the project folder. - <h3 class="sectionHead"><span class="titlemark">8.3 </span> <a - id="x1-740008.3"></a>Converting Library file to XML file</h3> -<!--l. 74--><p class="noindent" >eSim can not read the model library file in the .lib form. The file needs to be converted into -XML so as to make it readable and editable in model editor. Any new netlist that user wants -to use in the eSim need to be convertedinto xml before using it in a project. hence eSim -provides us to upload the new netlist which converts in into xml. on clicking UPLOAD button -the netlist can be uploaded from any location and further on saving the file the model library -can be saved in the Use Libraries folder under DecviceModelLibrary folder in the project -folder with different name. - -<!--l. 1--><p class="indent" > +class="cmti-10x-x-109">deviceModelLibrary</span>. - <h2 class="chapterHead"><span class="titlemark">Chapter 9</span><br /><a - id="x1-750009"></a>Sub-Circuit Builder</h2> Subcircuit is a way to implement hierarchical modeling. + <h2 class="chapterHead"><span class="titlemark">Chapter 8</span><br /><a + id="x1-580008"></a>SubCircuit Builder</h2> Subcircuit is a way to implement hierarchical modeling. Once a subcircuit for a compo- nent is created, it can be used in other circuits. -eSim provides an easy way to create a subcircuit. Thw Following Fig. <a -href="#x1-750011">9.1<!--tex4ht:ref: subcircuit_mainwin --></a> shows -the window that is opened when the Sub-CIrcuit tool is chosen from the toolbar. +eSim provides an easy way to create a subcircuit. The following Fig. <a +href="#x1-580011">8.1<!--tex4ht:ref: subcircuit_mainwin --></a> shows +the window that is opened when the SubCircuit tool is chosen from the toolbar. <hr class="figure"><div class="figure" > <a - id="x1-750011"></a> + id="x1-580011"></a> <!--l. 8--><p class="noindent" ><img -src="figures/subcircuit_window.png" alt="PIC" +src="figures/subcirciut_window.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 9.1: </span><span -class="content">Sub circuit Window</span></div><!--tex4ht:label?: x1-750011 --> +><span class="id">Figure 8.1: </span><span +class="content">Subcircuit Window</span></div><!--tex4ht:label?: x1-580011 --> <!--l. 11--><p class="noindent" ></div><hr class="endfigure"> - <h3 class="sectionHead"><span class="titlemark">9.1 </span> <a - id="x1-760009.1"></a>Creating a Sub-Circuit</h3> -<!--l. 13--><p class="noindent" >Let us take an example of Half-adder circuit. To create a new sub circuit select the New -Subcircuit Schematic.Fig. <a -href="#x1-760012">9.2<!--tex4ht:ref: halfadder --></a> shows the half-adder circuit and Fig. <a -href="#x1-760023">9.3<!--tex4ht:ref: block --></a> shows the block of the -sub circuit included in the main circuit. <hr class="figure"><div class="figure" -> - -<a - id="x1-760012"></a> - -<!--l. 16--><p class="noindent" ><img -src="figures/half_adder.png" alt="PIC" + <h3 class="sectionHead"><span class="titlemark">8.1 </span> <a + id="x1-590008.1"></a>Creating a SubCircuit</h3> +<!--l. 32--><p class="noindent" >The steps to create subcircuit are as follows. + <ul class="itemize1"> + <li class="itemize">After opening the Subcircuit tool, click on <span +class="cmtt-10x-x-109">New Subcircuit Schematic </span>button. + It will ask the name of the subcircuit. Enter the name of subcircuit (without any + spaces) and click <span +class="cmtt-10x-x-109">OK </span>as shown in Fig. <a +href="#x1-590012">8.2<!--tex4ht:ref: newsubcktschematic --></a>. + <!--l. 39--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-590012"></a> <img +src="figures/newsubcktschematic.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 9.2: </span><span -class="content">Half-Adder Sub-circuit </span></div><!--tex4ht:label?: x1-760012 --> - -<!--l. 19--><p class="indent" > </div><hr class="endfigure"> -<!--l. 20--><p class="indent" > NOTE: All the input and output of the sub circuits are connected to the port component. -<hr class="figure"><div class="figure" +><span class="id">Figure 8.2: </span><span +class="content">New Sub circuit Window</span></div><!--tex4ht:label?: x1-590012 --> + <!--l. 44--><p class="noindent" ></div><hr class="endfigure"> + </li> + <li class="itemize">After clicking <span +class="cmtt-10x-x-109">OK </span>button it will open KiCad schematic. Draw your circuit + which will be later used as a subcircuit. e.g the Fig. <a +href="#x1-590023">8.3<!--tex4ht:ref: createsubcktsch --></a> shows the half adder + circuit. + <!--l. 49--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-590023"></a> <img +src="figures/createsubcktsch.png" alt="PIC" > +<br /> <div class="caption" +><span class="id">Figure 8.3: </span><span +class="content">New Sub circuit Window</span></div><!--tex4ht:label?: x1-590023 --> + <!--l. 54--><p class="noindent" ></div><hr class="endfigure"> -<a - id="x1-760023"></a> + </li> + <li class="itemize">Once you complete the circuit, assign port to the node of your circuit which will be + used to connect with the main circuit. The circuit will look like Fig. <a +href="#x1-590034">8.4<!--tex4ht:ref: halfadder --></a> after + adding PORT to it. The PORT symbol can be found in Eeschema as shown in + Fig. <a +href="#x1-590045">8.5<!--tex4ht:ref: port --></a>. + <!--l. 61--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-590034"></a> <img +src="figures/ha_sub.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 8.4: </span><span +class="content">Half-Adder Subcircuit </span></div><!--tex4ht:label?: x1-590034 --> + <!--l. 66--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 69--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-590045"></a> <img +src="figures/port_lib.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 8.5: </span><span +class="content">Selection of PORT component</span></div><!--tex4ht:label?: x1-590045 --> + <!--l. 74--><p class="noindent" ></div><hr class="endfigure"> + </li> + <li class="itemize">Next step is to save the schematic and generate KiCad netlist as explained in Chapter + 5. + </li> + <li class="itemize">To use this as a subcircuit, create a block in KiCad Eeschema by following steps given + below: + <dl class="enumerate"><dt class="enumerate"> + 1. </dt><dd +class="enumerate">Go to library browser of Eeschema. + </dd><dt class="enumerate"> + 2. </dt><dd +class="enumerate">Select the working library as eSim_Subckt as shown in Fig. <a +href="#x1-590076">8.6<!--tex4ht:ref: esimsubckt --></a> <hr class="figure"><div class="figure" +><a + id="x1-590076"></a> <img +src="figures/esim-subckt.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 8.6: </span><span +class="content">Selecting Working Library</span></div><!--tex4ht:label?: x1-590076 --> + <!--l. 90--><p class="noindent" ></div><hr class="endfigure"> -<!--l. 23--><p class="noindent" ><img + </dd><dt class="enumerate"> + 3. </dt><dd +class="enumerate">Click on create a new component with reference X as shown in Fig. <a +href="#x1-590097">8.7<!--tex4ht:ref: subcktnewcomp --></a> <hr class="figure"><div class="figure" +><a + id="x1-590097"></a> + <img +src="figures/subcktnewcomp.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 8.7: </span><span +class="content">Creating New Component</span></div><!--tex4ht:label?: x1-590097 --> + <!--l. 99--><p class="noindent" ></div><hr class="endfigure"> + </dd><dt class="enumerate"> + 4. </dt><dd +class="enumerate">Start drawing the subcircuit block. Update and save it as shown in Fig. <a +href="#x1-590118">8.8<!--tex4ht:ref: block --></a>. + <!--l. 104--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-590118"></a> <img src="figures/halfadderblock.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure 9.3: </span><span -class="content">Half-Adder Sub-circuit Block </span></div><!--tex4ht:label?: x1-760023 --> +><span class="id">Figure 8.8: </span><span +class="content">Half-Adder Subcircuit Block</span></div><!--tex4ht:label?: x1-590118 --> + <!--l. 109--><p class="noindent" ></div><hr class="endfigure"> + </dd></dl> -<!--l. 26--><p class="indent" > </div><hr class="endfigure"> -<!--l. 27--><p class="indent" > After creating the schematic kicad netlist is generated as explained in section and convert -kicad to Ngspice where cir.out and .sub files are generated. The number of input and -output ports of the subcircuit is to matched with number of connections in the -main circuit. eSim provides this validation of mapping of the sub circuit ports. -Also the respective input and output ports can be checked by reading the .sub -file. + </li> + <li class="itemize">Close the Eeschema window and click on Convert KiCad to Ngspice button in subcircuit + builder tool. This will convert the KiCad spice netlist to Ngspice netlist. And it will + save your subcircuit into eSim repository, which you can add in your main + circuit. + </li></ul> +<!--l. 120--><p class="noindent" > + <h3 class="sectionHead"><span class="titlemark">8.2 </span> <a + id="x1-600008.2"></a>Edit a Subcircuit</h3> +<!--l. 121--><p class="noindent" >The steps to edit a subcircuit are as follows. + <ul class="itemize1"> + <li class="itemize">After opening the Subcircuit tool, click on <span +class="cmtt-10x-x-109">Edit Subcircuit Schematic </span>button. + It will open a dialog box where you can select any subcircuit for editing. + </li> + <li class="itemize">After selecting the subcircuit it will open it in KiCad Eeschema, where you can + edit the subcircuit. + </li> + <li class="itemize">Next step is to save the schematic and generate KiCad netlist. + </li> + <li class="itemize">If you have edited the number of ports then you have to change the block in KiCad + Eeschema accordingly. + </li> + <li class="itemize">Close the Eeschema window and click on <span +class="cmtt-10x-x-109">Convert KiCad to Ngspice </span>button in + subcircuit builder tool to convert the edited subcircuit KiCad netlist into Ngspice + netlist. + </li></ul> -<a - id="x1-76003r147"></a> - <h2 class="appendixHead"><span class="titlemark">Appendix A</span><br /><a - id="x1-77000A"></a>Solved Examples</h2> - <h3 class="sectionHead"><span class="titlemark">A.1 </span> <a - id="x1-78000A.1"></a>Solved Examples</h3> -<!--l. 7--><p class="noindent" > - <h4 class="subsectionHead"><span class="titlemark">A.1.1 </span> <a - id="x1-79000A.1.1"></a>Basic RC Circuit</h4> + <h2 class="chapterHead"><span class="titlemark">Chapter 9</span><br /><a + id="x1-610009"></a>Solved Examples</h2> + <h3 class="sectionHead"><span class="titlemark">9.1 </span> <a + id="x1-620009.1"></a>Solved Examples</h3> <!--l. 8--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">9.1.1 </span> <a + id="x1-630009.1.1"></a>Basic RC Circuit</h4> +<!--l. 9--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-80000A.1.1"></a>Problem Statement-</h5> -<!--l. 8--><p class="noindent" >Plot the Input and Output Waveform of RC ckt where the input voltage (Vs) is -50Hz, 3V peak to peak. Value for Resistor (R) and Capacitor(C) is 1<span + id="x1-640009.1.1"></a>Problem Statement:</h5> +<!--l. 9--><p class="noindent" >Plot the Input and Output Waveform of an RC circuit whose input voltage (Vs) is 50Hz, +3V peak to peak. The values of Resistor (R) and Capacitor(C) are 1<span class="cmmi-10x-x-109">k </span>and 1<span class="cmmi-10x-x-109">uf</span> respectively. -<!--l. 10--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-81000A.1.1"></a>Solution-</h5> -<!--l. 11--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. A.1a using the schematic editor. -Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. -Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. -Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for -simulation using the Generate Netlist tool from the top toolbar. This is shown -Fig. <a -href="#x1-810011">A.1<!--tex4ht:ref: rc_schematic --></a>. -<!--l. 18--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to -Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-810022">A.2<!--tex4ht:ref: rc_netlistgeneration --></a>. -Enter start time = 0<span -class="cmmi-10x-x-109">ms</span>, step time = 1<span -class="cmmi-10x-x-109">ms</span>, stop time = 100<span -class="cmmi-10x-x-109">ms</span>. -<!--l. 22--><p class="indent" > Now Click on Sources Details Tab to Enter Sine Source Values as shown in -Fig. <a -href="#x1-810044">A.4<!--tex4ht:ref: rc_sourcedetailstab --></a>. -<!--l. 24--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (rc.cir.out) -<!--l. 26--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-810055">A.5<!--tex4ht:ref: rc_ngspiceplot --></a> -And Fig. <a -href="#x1-810066">A.6<!--tex4ht:ref: rc_pythonplot --></a>. -<!--l. 28--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-810011"></a> - - -<!--l. 30--><p class="noindent" ><img -src="figures/rc_schematic.png" alt="PIC" + id="x1-650009.1.1"></a>Solution:</h5> + <ul class="itemize1"> + <li class="itemize">Creating a Project: The new project is created by clicking the <span +class="cmtt-10x-x-109">New </span>icon on the + menubar. The name of the project is given in the pop up window as shown in + Fig. <a +href="#x1-650011">9.1<!--tex4ht:ref: rc1 --></a>. <hr class="figure"><div class="figure" +><a + id="x1-650011"></a> <img +src="figures/rc1.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.1: </span><span -class="content">Schematic of RC circuit</span></div><!--tex4ht:label?: x1-810011 --> - -<!--l. 33--><p class="indent" > </div><hr class="endfigure"> -<!--l. 35--><p class="indent" > <hr class="figure"><div class="figure" +><span class="id">Figure 9.1: </span><span +class="content">Creating New Project</span></div><!--tex4ht:label?: x1-650011 --> + <!--l. 20--><p class="noindent" ></div><hr class="endfigure"> + </li> + <li class="itemize">Creating the Schematic: To create the schematic, click the very first icon of the left + toolbar as shown in the Fig. <a +href="#x1-650022">9.2<!--tex4ht:ref: rc2 --></a>. This will open KiCad Eeschema. + <!--l. 25--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650022"></a> <img +src="figures/rc2.png" alt="PIC" > - -<a - id="x1-810022"></a> - - -<!--l. 37--><p class="noindent" ><img -src="figures/rc_netlistgeneration.png" alt="PIC" +<br /> <div class="caption" +><span class="id">Figure 9.2: </span><span +class="content">Open Schematic Editor</span></div><!--tex4ht:label?: x1-650022 --> + <!--l. 31--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 33--><p class="noindent" >To create a schematic in KiCad, we need to place the required components. Fig. <a +href="#x1-650033">9.3<!--tex4ht:ref: rc_component --></a> + shows the icon on the right toolbar which opens the component library. + <!--l. 35--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650033"></a> <img +src="figures/rc_component.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.2: </span><span -class="content">RC circuit Netlist Generation</span></div><!--tex4ht:label?: x1-810022 --> - -<!--l. 40--><p class="indent" > </div><hr class="endfigure"> -<!--l. 42--><p class="indent" > <hr class="figure"><div class="figure" +><span class="id">Figure 9.3: </span><span +class="content">Place Component Icon</span></div><!--tex4ht:label?: x1-650033 --> + <!--l. 41--><p class="noindent" ></div><hr class="endfigure"> + + <!--l. 45--><p class="noindent" >After all the required components of the simple RC circuit are placed, wiring is done + using the <span +class="cmtt-10x-x-109">Place Wire </span>option as shown in the Fig. <a +href="#x1-650044">9.4<!--tex4ht:ref: rc_wire --></a> + <!--l. 47--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650044"></a> <img +src="figures/rc_wire.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 9.4: </span><span +class="content">Place Wire Icon</span></div><!--tex4ht:label?: x1-650044 --> + <!--l. 53--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 55--><p class="noindent" >Next step is <span +class="cmtt-10x-x-109">ERC (Electric Rules Check)</span>. Fig. <a +href="#x1-650055">9.5<!--tex4ht:ref: erc1 --></a> shows the icon for <span +class="cmtt-10x-x-109">ERC</span>. + <!--l. 57--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650055"></a> <img +src="figures/erc1.png" alt="PIC" > - -<a - id="x1-810033"></a> - - -<!--l. 44--><p class="noindent" ><img -src="figures/rc_analysistab.png" alt="PIC" +<br /> <div class="caption" +><span class="id">Figure 9.5: </span><span +class="content">Electric Rules Check Icon</span></div><!--tex4ht:label?: x1-650055 --> + <!--l. 63--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 65--><p class="noindent" >Fig. <a +href="#x1-650066">9.6<!--tex4ht:ref: rc_complete1 --></a> shows the RC circuit after connecting the components by wire. + <!--l. 67--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650066"></a> <img +src="figures/rc_complete1.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.3: </span><span -class="content">RC Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-810033 --> +><span class="id">Figure 9.6: </span><span +class="content">RC circuit</span></div><!--tex4ht:label?: x1-650066 --> + <!--l. 72--><p class="noindent" ></div><hr class="endfigure"> -<!--l. 47--><p class="indent" > </div><hr class="endfigure"> -<!--l. 49--><p class="indent" > <hr class="figure"><div class="figure" + <!--l. 76--><p class="noindent" >After clicking the <span +class="cmtt-10x-x-109">ERC </span>icon a window opens up. Click the <span +class="cmtt-10x-x-109">Run </span>button to run rules check. + The errors are listed in as shown in Fig. <a +href="#x1-65007r1">9.7a<!--tex4ht:ref: erc2 --></a>. This error is handled by adding <span +class="cmtt-10x-x-109">Power</span> + <span +class="cmtt-10x-x-109">Flag </span>as shown in Fig. <a +href="#x1-65008r2">9.7b<!--tex4ht:ref: rc_pwr --></a>. + <!--l. 78--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650097"></a> <a + id="x1-65007r1"></a> <img +src="figures/erc2.png" alt="PIC" > - -<a - id="x1-810044"></a> - - -<!--l. 51--><p class="noindent" ><img -src="figures/rc_sourcedetailstab.png" alt="PIC" + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">ERC</span> + <span +class="cmr-9">Run</span> <a + id="x1-65008r2"></a> <img +src="figures/rc_pwr.png" alt="PIC" +> + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Power</span> + <span +class="cmr-9">Flag</span> +<br /> <div class="caption" +><span class="id">Figure 9.7: </span><span +class="content">ERC check and POWER FLAG</span></div><!--tex4ht:label?: x1-650097 --> + <!--l. 87--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 89--><p class="noindent" >After adding the <span +class="cmtt-10x-x-109">Power Flag </span>the completed RC circuit is shown in Fig. <a +href="#x1-65010r1">9.8a<!--tex4ht:ref: rc_schematic --></a> and the + netlist is generated as shown in Fig. <a +href="#x1-65011r2">9.8b<!--tex4ht:ref: rc_netlist --></a>. + <!--l. 92--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650128"></a> <a + id="x1-65010r1"></a> <img +src="figures/rc_schematic.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.4: </span><span -class="content">RC Source Details</span></div><!--tex4ht:label?: x1-810044 --> - -<!--l. 54--><p class="indent" > </div><hr class="endfigure"> -<!--l. 56--><p class="indent" > <hr class="figure"><div class="figure" + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">Schematic</span> + <span +class="cmr-9">of RC</span> + <span +class="cmr-9">circuit</span> <a + id="x1-65011r2"></a> <img +src="figures/rc_netlistgeneration.png" alt="PIC" > + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Generating</span> + <span +class="cmr-9">KiCad</span> + <span +class="cmr-9">Netlist</span> + <span +class="cmr-9">of RC</span> + <span +class="cmr-9">circuit</span> +<br /> <div class="caption" +><span class="id">Figure 9.8: </span><span +class="content">RC Schematic and Netlist Generation</span></div><!--tex4ht:label?: x1-650128 --> + <!--l. 101--><p class="noindent" ></div><hr class="endfigure"> -<a - id="x1-810055"></a> - - -<!--l. 58--><p class="noindent" ><img -src="figures/rc_ngspiceplot.png" alt="PIC" + </li> + <li class="itemize">Convert KiCad to Ngspice: To convert KiCad netlist of RC circuit to NgSpice + compatible netlist click on KiCad to Ngspice icon as shown in Fig. <a +href="#x1-650139">9.9<!--tex4ht:ref: rcki2ng --></a>. + <!--l. 107--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-650139"></a> <img +src="figures/rc_ki2ng.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.5: </span><span -class="content">Ngspice Plot of RC circuit</span></div><!--tex4ht:label?: x1-810055 --> - -<!--l. 61--><p class="indent" > </div><hr class="endfigure"> -<!--l. 63--><p class="indent" > <hr class="figure"><div class="figure" +><span class="id">Figure 9.9: </span><span +class="content">Convert KiCad to Ngspice Icon</span></div><!--tex4ht:label?: x1-650139 --> + <!--l. 112--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 114--><p class="noindent" >Now you can enter the type of analysis and source details as shown in Fig. <a +href="#x1-65014r1">9.10a<!--tex4ht:ref: rc_analysistab --></a> and + Fig. <a +href="#x1-65015r2">9.10b<!--tex4ht:ref: rc_sourcedetailstab --></a> respectively. + <!--l. 116--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-6501610"></a> <a + id="x1-65014r1"></a> <img +src="figures/rc_analysistab.png" alt="PIC" > + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">RC</span> + <span +class="cmr-9">Analysis</span> <a + id="x1-65015r2"></a> <img +src="figures/rc_sourcedetailstab.png" alt="PIC" +> + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">RC</span> + <span +class="cmr-9">Source</span> + <span +class="cmr-9">Details</span> +<br /> <div class="caption" +><span class="id">Figure 9.10: </span><span +class="content">RC Analysis and Source Detail</span></div><!--tex4ht:label?: x1-6501610 --> + <!--l. 125--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 126--><p class="noindent" >The other tab will be empty as RC circuit do not use any Ngspice model, device library + and subcircuit. + <!--l. 128--><p class="noindent" >After entering the value, press the convert button. It will convert the netlist into + Ngspice compatible netlist. -<a - id="x1-810066"></a> - - -<!--l. 65--><p class="noindent" ><img + </li> + <li class="itemize">Simulation: To run Ngspice simulation click the simulation icon in the tool bar + as shown in the Fig. <a +href="#x1-6501711">9.11<!--tex4ht:ref: rcplot --></a>. <hr class="figure"><div class="figure" +><a + id="x1-6501711"></a> <img +src="figures/rc_plot.png" alt="PIC" +> +<br /> <div class="caption" +><span class="id">Figure 9.11: </span><span +class="content">Simulation Icon</span></div><!--tex4ht:label?: x1-6501711 --> + <!--l. 139--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 141--><p class="noindent" >In eSim, there are two types of plot. First is normal Ngspice plot and second is + interactive python plot as shown in Fig. <a +href="#x1-65018r1">9.12a<!--tex4ht:ref: rc_ngspiceplot --></a> and Fig. <a +href="#x1-65019r2">9.12b<!--tex4ht:ref: rc_pythonplot --></a> respectively. + <!--l. 143--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-6502012"></a> <a + id="x1-65018r1"></a> <img +src="figures/rc_ngspiceplot.png" alt="PIC" +> + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">Ngspice</span> + <span +class="cmr-9">Plot</span> + <span +class="cmr-9">of RC</span> <a + id="x1-65019r2"></a> <img src="figures/rc_pythonplot.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.6: </span><span -class="content">Python Plot of RC Circuit</span></div><!--tex4ht:label?: x1-810066 --> + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Python</span> + <span +class="cmr-9">Plot</span> + <span +class="cmr-9">of RC</span> +<br /> <div class="caption" +><span class="id">Figure 9.12: </span><span +class="content">Ngspice and Interactive Python Plotting</span></div><!--tex4ht:label?: x1-6502012 --> + <!--l. 152--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 154--><p class="noindent" >In the interactive python plot you can select any node or branch to plot voltage or + current across it. Also it has the facility to plot basic functions across the node like + addition, substraction, multiplication, division and v/s. + </li></ul> -<!--l. 68--><p class="indent" > </div><hr class="endfigure"> - <h4 class="subsectionHead"><span class="titlemark">A.1.2 </span> <a - id="x1-82000A.1.2"></a>Half Wave Rectifier</h4> -<!--l. 72--><p class="noindent" > +<!--l. 160--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">9.1.2 </span> <a + id="x1-660009.1.2"></a>Half Wave Rectifier</h4> +<!--l. 162--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-83000A.1.2"></a>Problem Statement-</h5> -<!--l. 72--><p class="noindent" >Plot the Input and Output Waveform of Half Wave Rectifier ckt where the input voltage (Vs) -is 50Hz, 2V peak to peak. Value for Resistor (R) is 1k respectively - -<!--l. 75--><p class="noindent" > + id="x1-670009.1.2"></a>Problem Statement:</h5> +<!--l. 162--><p class="noindent" >Plot the Input and Output Waveform of Half Wave Rectifier circuit where the input voltage +(Vs) is 50Hz, 2V peak to peak. The value for Resistor (R) is 1k. +<!--l. 164--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-84000A.1.2"></a>Solution-</h5> -<!--l. 76--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-840017">A.7<!--tex4ht:ref: hwr_schematic --></a> using the schematic editor. -Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. -Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. -Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for -simulation using the Generate Netlist tool from the top toolbar. This is shown in -Fig. <a -href="#x1-840028">A.8<!--tex4ht:ref: hwr_netlistgeneration --></a>. -<!--l. 83--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to -Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-840039">A.9<!--tex4ht:ref: hwr_analysistab --></a>. -Enter start time = 0<span -class="cmmi-10x-x-109">ms</span>, step time = 1<span -class="cmmi-10x-x-109">ms</span>, stop time = 100<span -class="cmmi-10x-x-109">ms</span>. Now Click on Sources Details -Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-8400410">A.10<!--tex4ht:ref: hwr_sourcedetailstab --></a>. Now Click on Device Model Tab to -ADD Diode model to the circuit shown in Fig. <a -href="#x1-8400511">A.11<!--tex4ht:ref: hwr_devicemodelingtab --></a>. (Note Details about Device Model is -expained in earlier chapter Model Builder.) -<!--l. 90--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Halfwave-Rectifier.cir.out) -<!--l. 92--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-8400612">A.12<!--tex4ht:ref: hwr_ngspiceplot --></a> -And Fig. <a -href="#x1-8400713">A.13<!--tex4ht:ref: hwr_pythonplot --></a> -<!--l. 94--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-840017"></a> - - -<!--l. 96--><p class="noindent" ><img + id="x1-680009.1.2"></a>Solution:</h5> +<!--l. 165--><p class="noindent" >The new project is created by clicking the <span +class="cmtt-10x-x-109">New </span>icon on the menubar. The name of the project +is given in the window shown in Fig. <a +href="#x1-650011">9.1<!--tex4ht:ref: rc1 --></a>. + <ul class="itemize1"> + <li class="itemize">Creating Schematic: To create the schematic, click the very first icon of the left + toolbar as shown in the Fig. <a +href="#x1-650022">9.2<!--tex4ht:ref: rc2 --></a>. This will open KiCad Eeschema.<br +class="newline" /> + <!--l. 171--><p class="noindent" >After the KiCad window is opened, to create a schematic we need to place the + required components. Fig. <a +href="#x1-650033">9.3<!--tex4ht:ref: rc_component --></a> shows the icon on the right toolbar which opens + the component library.<br +class="newline" /> + <!--l. 174--><p class="noindent" >After all the required components of the simple Half Wave rectifier circuits are + placed, wiring is done using the <span +class="cmtt-10x-x-109">Place Wire </span>option as shown in the Fig. <a +href="#x1-650044">9.4<!--tex4ht:ref: rc_wire --></a><br +class="newline" /> + <!--l. 176--><p class="noindent" >Next step is <span +class="cmtt-10x-x-109">ERC (Electric Rules Check)</span>. Fig. <a +href="#x1-650055">9.5<!--tex4ht:ref: erc1 --></a> shows the icon for <span +class="cmtt-10x-x-109">ERC</span>. After + completing all the above steps the final Half Wave Rectifier schematic will look + like Fig. <a +href="#x1-6800113">9.13<!--tex4ht:ref: hwr_schematic --></a>.<br +class="newline" /> + <!--l. 178--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-6800113"></a> <img src="figures/hwr_schematic.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.7: </span><span -class="content">Schematic of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-840017 --> - -<!--l. 99--><p class="indent" > </div><hr class="endfigure"> -<!--l. 101--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-840028"></a> - +><span class="id">Figure 9.13: </span><span +class="content">Schematic of Half Wave Rectifier circuit</span></div><!--tex4ht:label?: x1-6800113 --> + <!--l. 183--><p class="noindent" ></div><hr class="endfigure"> -<!--l. 103--><p class="noindent" ><img + <!--l. 187--><p class="noindent" >KiCad netlist is generated as shown in the Fig. <a +href="#x1-6800214">9.14<!--tex4ht:ref: hwr_netlistgeneration --></a> <br +class="newline" /> + <!--l. 189--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-6800214"></a> <img src="figures/hwr_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.8: </span><span -class="content">Halfwave Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-840028 --> - -<!--l. 106--><p class="indent" > </div><hr class="endfigure"> -<!--l. 108--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-840039"></a> - - -<!--l. 110--><p class="noindent" ><img +><span class="id">Figure 9.14: </span><span +class="content">Half Wave Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-6800214 --> + <!--l. 194--><p class="noindent" ></div><hr class="endfigure"> + </li> + <li class="itemize">Convert KiCad to Ngspice: After creating KiCad netlist, click on the <span +class="cmtt-10x-x-109">KiCad-Ngspice</span> + <span +class="cmtt-10x-x-109">converter </span>button. This will open converter window where you can enter details of + Analysis, Source values and Device library. + <!--l. 198--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-6800615"></a> <a + id="x1-68003r1"></a> <img src="figures/hwr_analysistab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.9: </span><span -class="content">Halfwave Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-840039 --> - -<!--l. 113--><p class="indent" > </div><hr class="endfigure"> -<!--l. 115--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8400410"></a> - - -<!--l. 117--><p class="noindent" ><img + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Wave</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Analysis</span> <a + id="x1-68004r2"></a> <img src="figures/hwr_sourcedetailstab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.10: </span><span -class="content">Halfwave Rectifier Source Details</span></div><!--tex4ht:label?: x1-8400410 --> - -<!--l. 120--><p class="indent" > </div><hr class="endfigure"> -<!--l. 122--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8400511"></a> - - -<!--l. 124--><p class="noindent" ><img + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Wave</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Source</span> + <span +class="cmr-9">Details</span> <a + id="x1-68005r3"></a> <img src="figures/hwr_devicemodelingtab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.11: </span><span -class="content">Device Modeling of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8400511 --> - -<!--l. 127--><p class="indent" > </div><hr class="endfigure"> -<!--l. 129--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8400612"></a> - - -<!--l. 131--><p class="noindent" ><img + <span +class="cmr-9">(c)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Wave</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Device</span> + <span +class="cmr-9">Modeling</span> +<br /> <div class="caption" +><span class="id">Figure 9.15: </span><span +class="content">Analysis, Source and Device Tab</span></div><!--tex4ht:label?: x1-6800615 --> + <!--l. 210--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 212--><p class="noindent" >Under device library you can add the library for diode used in the circuit. If you do not + add any library it will take default Ngspice model. + </li> + <li class="itemize">Simulation: Once the KiCad-Ngspice converter runs successfully, you can run + simulation by clicking the simulation button in the toolbar. <hr class="figure"><div class="figure" +><a + id="x1-6800916"></a> <a + id="x1-68007r1"></a> <img src="figures/hwr_ngspiceplot.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.12: </span><span -class="content">Ngspice Plot of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8400612 --> - -<!--l. 134--><p class="indent" > </div><hr class="endfigure"> -<!--l. 136--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8400713"></a> - - -<!--l. 138--><p class="noindent" ><img +> +<span +class="cmr-9">(a)</span> +<span +class="cmr-9">Ngspice</span> +<span +class="cmr-9">Plot</span> +<span +class="cmr-9">of</span> +<span +class="cmr-9">Half</span> +<span +class="cmr-9">Wave</span> +<span +class="cmr-9">Rectifier</span> <a + id="x1-68008r2"></a> <img src="figures/hwr_pythonplot.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.13: </span><span -class="content">Python Plot of Halfwave Rectifier Circuit</span></div><!--tex4ht:label?: x1-8400713 --> - -<!--l. 141--><p class="indent" > </div><hr class="endfigure"> + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Python</span> + <span +class="cmr-9">Plot</span> + <span +class="cmr-9">of</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Wave</span> + <span +class="cmr-9">Rectifier</span> +<br /> <div class="caption" +><span class="id">Figure 9.16: </span><span +class="content">Half Wave Rectifier Simulation Output</span></div><!--tex4ht:label?: x1-6800916 --> + <!--l. 225--><p class="noindent" ></div><hr class="endfigure"> + </li></ul> - <h4 class="subsectionHead"><span class="titlemark">A.1.3 </span> <a - id="x1-85000A.1.3"></a>Inverting Amplifier</h4> -<!--l. 147--><p class="noindent" > +<!--l. 232--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">9.1.3 </span> <a + id="x1-690009.1.3"></a>Precision Rectifier</h4> +<!--l. 233--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-86000A.1.3"></a>Problem Statement-</h5> -<!--l. 148--><p class="noindent" >Plot the Input and Output Waveform of Inverting Amplifier ckt where the input voltage (Vs) -is 50<span -class="cmmi-10x-x-109">Hz</span>, 2<span -class="cmmi-10x-x-109">V </span>peak to peak and gain is 2. + id="x1-700009.1.3"></a>Problem Statement:</h5> +<!--l. 233--><p class="noindent" >Plot the input and output waveform of the Precision Rectifier circuit where input voltage +(Vs) is 50<span +class="cmmi-10x-x-109">Hz </span>, 3<span +class="cmmi-10x-x-109">V </span>peak to peak. +<!--l. 235--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-87000A.1.3"></a>Solution-</h5> -<!--l. 150--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-8700114">A.14<!--tex4ht:ref: ia_schematic --></a>. using the schematic editor. -Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. -Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. -Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for -simulation using the Generate Netlist tool from the top toolbar. This is shown in -Fig. <a -href="#x1-8700215">A.15<!--tex4ht:ref: ia_netlistgeneration --></a>. -<!--l. 157--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to -Ngspice. Then Fill the Analysis tab with Transisent option selected as given in -Fig. <a -href="#x1-8700316">A.16<!--tex4ht:ref: ia_analysistab --></a>. Enter start time = 0<span -class="cmmi-10x-x-109">ms</span>, step time = 1<span -class="cmmi-10x-x-109">ms</span>, stop time = 100<span -class="cmmi-10x-x-109">ms</span>. Now -Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-8700417">A.17<!--tex4ht:ref: ia_sourcedetailstab --></a>. -Now Click on Subciruits Tab to ADD UA741 Subcircut to the circuit shown in -Fig. <a -href="#x1-8700518">A.18<!--tex4ht:ref: ia_subcircuitstab --></a> (Note Details about Subcircuit is expained in earlier chapter Subcircuit -Builder.) -<!--l. 164--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Inverting-Amplifier.cir.out) -<!--l. 166--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-8700720">A.20<!--tex4ht:ref: ia_pythonplot --></a> -and Fig. <a -href="#x1-8700619">A.19<!--tex4ht:ref: ia_ngspiceplot --></a>. -<!--l. 168--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8700114"></a> - - -<!--l. 170--><p class="noindent" ><img -src="figures/ia_schematic.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.14: </span><span -class="content">Schematic of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8700114 --> - -<!--l. 173--><p class="indent" > </div><hr class="endfigure"> -<!--l. 175--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8700215"></a> - - -<!--l. 177--><p class="noindent" ><img -src="figures/ia_netlistgeneration.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.15: </span><span -class="content">Inverting Amplifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-8700215 --> - -<!--l. 180--><p class="indent" > </div><hr class="endfigure"> -<!--l. 182--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8700316"></a> - - -<!--l. 184--><p class="noindent" ><img -src="figures/ia_analysistab.png" alt="PIC" + id="x1-710009.1.3"></a>Solution:</h5> +<!--l. 236--><p class="noindent" >The new project is created by clicking the <span +class="cmtt-10x-x-109">New </span>icon on the menubar. The name of the project +is given as shown in the Fig. <a +href="#x1-650011">9.1<!--tex4ht:ref: rc1 --></a>. + <ul class="itemize1"> + <li class="itemize">Creating Schematic: To create the schematic, click the very first icon of the left + toolbar as shown in the Fig. <a +href="#x1-650022">9.2<!--tex4ht:ref: rc2 --></a>. This will open KiCad Eeschema.<br +class="newline" />After the KiCad window is opened, to create a schematic we need to place the + required components. Fig. <a +href="#x1-650033">9.3<!--tex4ht:ref: rc_component --></a> shows the icon on the right toolbar which opens + the component library.<br +class="newline" />After all the required components of the precision rectifier circuit are placed, + wiring is done using the <span +class="cmtt-10x-x-109">Place Wire </span>option as shown in the Fig. <a +href="#x1-650044">9.4<!--tex4ht:ref: rc_wire --></a>.<br +class="newline" />Next step is <span +class="cmtt-10x-x-109">ERC (Electric Rules Check)</span>. Fig. <a +href="#x1-650055">9.5<!--tex4ht:ref: erc1 --></a> shows the icon for <span +class="cmtt-10x-x-109">ERC</span>. The + Fig. <a +href="#x1-7100117">9.17<!--tex4ht:ref: pr_schematic --></a> shows the complete Precision Rectifier schematic after removing the + errors. + <!--l. 246--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-7100117"></a> <img +src="figures/pr_schematic.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.16: </span><span -class="content">Inverting Amplifier circuit Analysis Tab</span></div><!--tex4ht:label?: x1-8700316 --> - -<!--l. 187--><p class="indent" > </div><hr class="endfigure"> -<!--l. 189--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8700417"></a> - - -<!--l. 191--><p class="noindent" ><img -src="figures/ia_sourcedetailstab.png" alt="PIC" +><span class="id">Figure 9.17: </span><span +class="content">Schematic of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-7100117 --> + <!--l. 251--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 253--><p class="noindent" >The KiCad netlist is generated as shown in Fig. <a +href="#x1-7100218">9.18<!--tex4ht:ref: pr_netlistgeneration --></a>.<br +class="newline" /> + <!--l. 255--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-7100218"></a> <img +src="figures/pr_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.17: </span><span -class="content">Inverting Amplifier Source Details</span></div><!--tex4ht:label?: x1-8700417 --> +><span class="id">Figure 9.18: </span><span +class="content">Precision Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-7100218 --> + <!--l. 260--><p class="noindent" ></div><hr class="endfigure"> -<!--l. 194--><p class="indent" > </div><hr class="endfigure"> -<!--l. 196--><p class="indent" > <hr class="figure"><div class="figure" + </li> + <li class="itemize">Convert KiCad to Ngspice: After creating KiCad netlist, click on KiCad-Ngspice + converter button.<br +class="newline" /> + <!--l. 266--><p class="noindent" >This will open converter window where you can enter details of Analysis, Source values, + Device library and Subcircuit. + <!--l. 268--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-7100719"></a> <a + id="x1-71003r1"></a> <img +src="figures/pr_analysistab.png" alt="PIC" > - -<a - id="x1-8700518"></a> - - -<!--l. 198--><p class="noindent" ><img -src="figures/ia_subcircuitstab.png" alt="PIC" + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">Precision</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Analysis</span> <a + id="x1-71004r2"></a> <img +src="figures/pr_sourcedetailstab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.18: </span><span -class="content">Sub Circuit Tab of Inverting Amplifier</span></div><!--tex4ht:label?: x1-8700518 --> - -<!--l. 201--><p class="indent" > </div><hr class="endfigure"> -<!--l. 203--><p class="indent" > <hr class="figure"><div class="figure" + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Precision</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Source</span> + <span +class="cmr-9">Details</span> +<a + id="x1-71005r3"></a> +<!--l. 278--><p class="noindent" > <img +src="figures/pr_devicemodelingtab.png" alt="PIC" > - -<a - id="x1-8700619"></a> - - -<!--l. 205--><p class="noindent" ><img -src="figures/ia_ngspiceplot.png" alt="PIC" +<span +class="cmr-9">(c)</span> +<span +class="cmr-9">Precision</span> +<span +class="cmr-9">Rectifier</span> +<span +class="cmr-9">Device</span> +<span +class="cmr-9">Modeling</span> <a + id="x1-71006r4"></a> <img +src="figures/pr_subcircuitstab.png" alt="PIC" > + <span +class="cmr-9">(d)</span> + <span +class="cmr-9">Precision</span> + <span +class="cmr-9">Rectifier</span> + <span +class="cmr-9">Subcircuit</span> <br /> <div class="caption" -><span class="id">Figure A.19: </span><span -class="content">Ngspice Plot of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8700619 --> +><span class="id">Figure 9.19: </span><span +class="content">Analysis, Source, Device library and Subcircuit tab</span></div><!--tex4ht:label?: x1-7100719 --> + <!--l. 283--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 285--><p class="noindent" >Under device library you can add the library for the diode used in the circuit. If you do + not add any library it will take default Ngspice model for diode.<br +class="newline" /> + <!--l. 288--><p class="noindent" >Under subcircuit tab you have to add the subciruit used in your circuit. If you forget to + add subcircuit it will throw an error. -<!--l. 208--><p class="indent" > </div><hr class="endfigure"> -<!--l. 210--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-8700720"></a> - - -<!--l. 212--><p class="noindent" ><img -src="figures/ia_pythonplot.png" alt="PIC" + </li> + <li class="itemize">Simulation: Once the KiCad-Ngspice converter runs successfully, you can run the + simulation by clicking the simulation button in the toolbar. <hr class="figure"><div class="figure" +><a + id="x1-7101020"></a> <a + id="x1-71008r1"></a> <img +src="figures/pr_ngspiceplot.png" alt="PIC" +> +<span +class="cmr-9">(a)</span> +<span +class="cmr-9">Ngspice</span> +<span +class="cmr-9">Plot</span> +<span +class="cmr-9">of</span> +<span +class="cmr-9">Precision</span> +<span +class="cmr-9">Rectifier</span> <a + id="x1-71009r2"></a> <img +src="figures/pr_pythonplot.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.20: </span><span -class="content">Python Plot of Inverting Amplifier Circuit</span></div><!--tex4ht:label?: x1-8700720 --> - -<!--l. 215--><p class="indent" > </div><hr class="endfigure"> + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Python</span> + <span +class="cmr-9">Plot</span> + <span +class="cmr-9">of</span> + <span +class="cmr-9">Precision</span> + <span +class="cmr-9">Rectifier</span> +<br /> <div class="caption" +><span class="id">Figure 9.20: </span><span +class="content">Precision Rectifier Simulation Output</span></div><!--tex4ht:label?: x1-7101020 --> + <!--l. 302--><p class="noindent" ></div><hr class="endfigure"> + </li></ul> - <h4 class="subsectionHead"><span class="titlemark">A.1.4 </span> <a - id="x1-88000A.1.4"></a>Precision Rectifier</h4> -<!--l. 221--><p class="noindent" > +<!--l. 309--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">9.1.4 </span> <a + id="x1-720009.1.4"></a>Inverting Amplifier</h4> +<!--l. 310--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-89000A.1.4"></a>Problem Statement-</h5> -<!--l. 222--><p class="noindent" >Plot the Input and Output Waveform of Precision Reectifier ckt where the input voltage (Vs) -is 50Hz, 3V peak to peak. -<!--l. 225--><p class="noindent" > + id="x1-730009.1.4"></a>Problem Statement:</h5> +<!--l. 311--><p class="noindent" >Plot the Input and Output Waveform of Inverting Amplifier circuit where the input voltage +(Vs) is 50<span +class="cmmi-10x-x-109">Hz</span>, 2<span +class="cmmi-10x-x-109">V </span>peak to peak and gain is 2. <h5 class="subsubsectionHead"><a - id="x1-90000A.1.4"></a>Solution -</h5> -<!--l. 227--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. D.1a using the schematic editor. -Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. -Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. -Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for -simulation using the Generate Netlist tool from the top toolbar. This is shown in -Fig. <a -href="#x1-9000222">A.22<!--tex4ht:ref: pr_netlistgeneration --></a>. -<!--l. 234--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to -Ngspice. Then Fill the Analysis tab with Transisent option selected as given in -Fig. <a -href="#x1-9000323">A.23<!--tex4ht:ref: pr_analysistab --></a>. Enter start time = 0ms, step time = 1 ms, stop time = 100 ms. Now Click -on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-9000424">A.24<!--tex4ht:ref: pr_sourcedetailstab --></a>. Now -Click on Device Model Tab to ADD Diode model to the circuit shown in Fig. <a -href="#x1-9000525">A.25<!--tex4ht:ref: pr_devicemodelingtab --></a>. -(Note Details about Device Model is expained in earlier chapter Model Builder.) -Then Click on Subciruits Tab to ADD UA741 Subcircut to the circuit shown in -Fig. <a -href="#x1-9000626">A.26<!--tex4ht:ref: pr_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit -Builder.) -<!--l. 243--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Precision-Rectifier.cir.out) -<!--l. 245--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-9000727">A.27<!--tex4ht:ref: pr_ngspiceplot --></a> -and Fig. <a -href="#x1-9000828">A.28<!--tex4ht:ref: pr_pythonplot --></a>. -<!--l. 247--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000121"></a> - - -<!--l. 249--><p class="noindent" ><img -src="figures/pr_schematic.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.21: </span><span -class="content">Schematic of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000121 --> - -<!--l. 252--><p class="indent" > </div><hr class="endfigure"> -<!--l. 254--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000222"></a> - - -<!--l. 256--><p class="noindent" ><img -src="figures/pr_netlistgeneration.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.22: </span><span -class="content">Precision Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9000222 --> - -<!--l. 259--><p class="indent" > </div><hr class="endfigure"> -<!--l. 261--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000323"></a> - - -<!--l. 263--><p class="noindent" ><img -src="figures/pr_analysistab.png" alt="PIC" -> -<br /> <div class="caption" -><span class="id">Figure A.23: </span><span -class="content">Precision Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9000323 --> - -<!--l. 266--><p class="indent" > </div><hr class="endfigure"> -<!--l. 268--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000424"></a> - - -<!--l. 270--><p class="noindent" ><img -src="figures/pr_sourcedetailstab.png" alt="PIC" + id="x1-740009.1.4"></a>Solution:</h5> + <ul class="itemize1"> + <li class="itemize">Creating Schematic: To create the schematic, click the very first icon of the left + toolbar as shown in the Fig. <a +href="#x1-650022">9.2<!--tex4ht:ref: rc2 --></a>. This will open KiCad Eeschema.<br +class="newline" />After the KiCad window is opened, to create a schematic we need to place the + required components. Fig. <a +href="#x1-650033">9.3<!--tex4ht:ref: rc_component --></a> shows the icon on the right toolbar which opens + the component library.<br +class="newline" />After all the required components of the inverting amplifier circuit are placed, + wiring is done using the <span +class="cmtt-10x-x-109">Place Wire </span>option as shown in the Fig. <a +href="#x1-650044">9.4<!--tex4ht:ref: rc_wire --></a>.<br +class="newline" />Next step is <span +class="cmtt-10x-x-109">ERC (Electric Rules Check)</span>. Fig. <a +href="#x1-650055">9.5<!--tex4ht:ref: erc1 --></a> shows the icon for <span +class="cmtt-10x-x-109">ERC</span>. + <!--l. 321--><p class="noindent" >The Fig. <a +href="#x1-7400121">9.21<!--tex4ht:ref: ia_schematic --></a> shows the complete Precision Rectifier schematic after removing + the errors. + <!--l. 323--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-7400121"></a> <img +src="figures/ia_schematic.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.24: </span><span -class="content">Precision Rectifier Source Details</span></div><!--tex4ht:label?: x1-9000424 --> - -<!--l. 273--><p class="indent" > </div><hr class="endfigure"> -<!--l. 275--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000525"></a> - - -<!--l. 277--><p class="noindent" ><img -src="figures/pr_devicemodelingtab.png" alt="PIC" +><span class="id">Figure 9.21: </span><span +class="content">Schematic of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-7400121 --> + <!--l. 328--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 330--><p class="noindent" >The KiCad netlist is generated as shown in Fig. <a +href="#x1-7400222">9.22<!--tex4ht:ref: ia_netlistgeneration --></a>.<br +class="newline" /><hr class="figure"><div class="figure" +><a + id="x1-7400222"></a> <img +src="figures/ia_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.25: </span><span -class="content">Device Modelling of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000525 --> - -<!--l. 280--><p class="indent" > </div><hr class="endfigure"> -<!--l. 282--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9000626"></a> - - -<!--l. 284--><p class="noindent" ><img -src="figures/pr_subcircuitstab.png" alt="PIC" +><span class="id">Figure 9.22: </span><span +class="content">Inverting Amplifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-7400222 --> + <!--l. 336--><p class="noindent" ></div><hr class="endfigure"> + </li> + <li class="itemize">Convert KiCad to Ngspice: After creating KiCad netlist, click on KiCad-Ngspice + converter button.<br +class="newline" /> + <!--l. 342--><p class="noindent" >This will open converter window where you can enter details of Analysis, Source values, + Device library and Subcircuit. + + <!--l. 344--><p class="noindent" >Subcircuit of Op-Amp is shown in Fig. <a +href="#x1-74006r4">9.23d<!--tex4ht:ref: ia_sub --></a> <hr class="figure"><div class="figure" +><a + id="x1-7400723"></a> <a + id="x1-74003r1"></a> <img +src="figures/ia_analysistab.png" alt="PIC" +> +<span +class="cmr-9">(a)</span> +<span +class="cmr-9">Inverting</span> +<span +class="cmr-9">Amplifier</span> +<span +class="cmr-9">Analysis</span> <a + id="x1-74004r2"></a> <img +src="figures/ia_sourcedetailstab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.26: </span><span -class="content">Precision Rectifier Sub-circuit</span></div><!--tex4ht:label?: x1-9000626 --> - -<!--l. 287--><p class="indent" > </div><hr class="endfigure"> -<!--l. 289--><p class="indent" > <hr class="figure"><div class="figure" + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Inverting</span> + <span +class="cmr-9">Amplifier</span> + <span +class="cmr-9">Source</span> + <span +class="cmr-9">Details</span> +<a + id="x1-74005r3"></a> +<!--l. 355--><p class="noindent" > <img +src="figures/ia_subcircuitstab.png" alt="PIC" > - -<a - id="x1-9000727"></a> - - -<!--l. 291--><p class="noindent" ><img -src="figures/pr_ngspiceplot.png" alt="PIC" +<span +class="cmr-9">(c)</span> +<span +class="cmr-9">Inverting</span> +<span +class="cmr-9">Amplifier</span> +<span +class="cmr-9">Subcircuit</span> <a + id="x1-74006r4"></a> <img +src="figures/ia_sub.png" alt="PIC" > + <span +class="cmr-9">(d)</span> + <span +class="cmr-9">Sub-Circuit</span> + <span +class="cmr-9">of</span> + <span +class="cmr-9">Op-Amp</span> <br /> <div class="caption" -><span class="id">Figure A.27: </span><span -class="content">Ngspice Plot of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000727 --> - -<!--l. 294--><p class="indent" > </div><hr class="endfigure"> -<!--l. 296--><p class="indent" > <hr class="figure"><div class="figure" -> +><span class="id">Figure 9.23: </span><span +class="content">Analysis, Source, and Subcircuit tab</span></div><!--tex4ht:label?: x1-7400723 --> + <!--l. 360--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 363--><p class="noindent" >Under subcircuit tab you have to add the subciruit used in your circuit. If you forget to + add subcircuit, it will throw an error.<br +class="newline" /> + </li> + <li class="itemize">Simulation: Once the KiCad-Ngspice converter runs successfully, you can run + simulation by clicking the simulation button in the toolbar. <hr class="figure"><div class="figure" +><a + id="x1-7401024"></a> <a + id="x1-74008r1"></a> <img +src="figures/ia_ngspiceplot.png" alt="PIC" +> +<span +class="cmr-9">(a)</span> +<span +class="cmr-9">Inverting</span> +<span +class="cmr-9">Amplifier</span> +<span +class="cmr-9">Ngspice</span> +<span +class="cmr-9">Plot</span> <a - id="x1-9000828"></a> - - -<!--l. 298--><p class="noindent" ><img -src="figures/pr_pythonplot.png" alt="PIC" + id="x1-74009r2"></a> +<!--l. 374--><p class="noindent" > <img +src="figures/ia_pythonplot.png" alt="PIC" > +<span +class="cmr-9">(b)</span> +<span +class="cmr-9">Inverting</span> +<span +class="cmr-9">Amplifier</span> +<span +class="cmr-9">Python</span> +<span +class="cmr-9">Plot</span> <br /> <div class="caption" -><span class="id">Figure A.28: </span><span -class="content">Python Plot of Precision Rectifier Circuit</span></div><!--tex4ht:label?: x1-9000828 --> - -<!--l. 301--><p class="indent" > </div><hr class="endfigure"> +><span class="id">Figure 9.24: </span><span +class="content">Inverting Amplifier Simulation Output</span></div><!--tex4ht:label?: x1-7401024 --> + <!--l. 376--><p class="noindent" ></div><hr class="endfigure"> + </li></ul> - <h4 class="subsectionHead"><span class="titlemark">A.1.5 </span> <a - id="x1-91000A.1.5"></a>Half Adder Example</h4> -<!--l. 307--><p class="noindent" > +<!--l. 386--><p class="noindent" > + <h4 class="subsectionHead"><span class="titlemark">9.1.5 </span> <a + id="x1-750009.1.5"></a>Half Adder Example</h4> +<!--l. 388--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-92000A.1.5"></a>Problem Statement-</h5> -<!--l. 307--><p class="noindent" >Plot the Input and Output Waveform of Half Adder ckt. -<!--l. 309--><p class="noindent" > + id="x1-760009.1.5"></a>Problem Statement:</h5> +<!--l. 388--><p class="noindent" >Plot the Input and Output Waveform of Half Adder circuit. +<!--l. 390--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-93000A.1.5"></a>Solution -</h5> -<!--l. 311--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-9300129">A.29<!--tex4ht:ref: ha_schematic --></a> using the schematic editor. -[Note : To create any Digital Circuits ADCs and DACs must be connected to input and -output of the circuit.] Annotate the schematic using the Annotate tool from the top toolbar in -Schematic editor. Perform Electric Rules check using the Perform electric rules check tool -from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate -Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is -shown in Fig. <a -href="#x1-9300230">A.30<!--tex4ht:ref: ha_netlistgeneration --></a>. -<!--l. 319--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to -Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-9300331">A.31<!--tex4ht:ref: ha_analysistab --></a>. -Enter start time = 0<span -class="cmmi-10x-x-109">ms</span>, step time = 1<span -class="cmmi-10x-x-109">ms</span>, stop time = 100<span -class="cmmi-10x-x-109">ms</span>. Now Click on Sources Details -Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-9300432">A.32<!--tex4ht:ref: ha_sourcedetailstab --></a>. Click on Ngspice Model Tab and -Enter the Details of Ngspice Models else keep it empty where it will select default values as -shown in Fig. <a -href="#x1-9300533">A.33<!--tex4ht:ref: ha_ngspicemodeltab --></a> Then Click on Subciruits Tab to ADD half-adder Subcircut to the circuit -shown in Fig. <a -href="#x1-9300634">A.34<!--tex4ht:ref: ha_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit -Builder.) -<!--l. 327--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Half-Adder.cir.out) -<!--l. 329--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-9300735">A.35<!--tex4ht:ref: ha_ngspiceplot --></a> -and Fig. <a -href="#x1-9300836">A.36<!--tex4ht:ref: ha_pythonplot --></a>. -<!--l. 331--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300129"></a> - - -<!--l. 333--><p class="noindent" ><img + id="x1-770009.1.5"></a>Solution:</h5> + <ul class="itemize1"> + <li class="itemize">Creating Schematic: To create the schematic, click the very first icon of the left + toolbar as shown in the Fig. <a +href="#x1-650022">9.2<!--tex4ht:ref: rc2 --></a>. This will open KiCad Eeschema.<br +class="newline" />After the KiCad window is opened, to create a schematic we need to place the + required components. Fig. <a +href="#x1-650033">9.3<!--tex4ht:ref: rc_component --></a> shows the icon on the right toolbar which opens + the component library.<br +class="newline" />After all the required components of the Half Adder circuit are placed, wiring is + done using the <span +class="cmtt-10x-x-109">Place Wire </span>option as shown in the Fig. <a +href="#x1-650044">9.4<!--tex4ht:ref: rc_wire --></a>.<br +class="newline" />Next step is <span +class="cmtt-10x-x-109">ERC (Electric Rules Check)</span>. Fig. <a +href="#x1-650055">9.5<!--tex4ht:ref: erc1 --></a> shows the icon for <span +class="cmtt-10x-x-109">ERC</span>. + <!--l. 399--><p class="noindent" >The Fig. <a +href="#x1-7700125">9.25<!--tex4ht:ref: ha_schematic --></a> shows the complete Half Adder schematic after removing the + errors. <hr class="figure"><div class="figure" +><a + id="x1-7700125"></a> <img src="figures/ha_schematic.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.29: </span><span -class="content">Schematic of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300129 --> - -<!--l. 336--><p class="indent" > </div><hr class="endfigure"> -<!--l. 338--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300230"></a> - - -<!--l. 340--><p class="noindent" ><img +><span class="id">Figure 9.25: </span><span +class="content">Schematic of Half Adder circuit</span></div><!--tex4ht:label?: x1-7700125 --> + <!--l. 405--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 407--><p class="noindent" >The KiCad netlist is generated as shown in Fig. <a +href="#x1-7700226">9.26<!--tex4ht:ref: ha_netlistgeneration --></a>.<br +class="newline" /><hr class="figure"><div class="figure" +><a + id="x1-7700226"></a> <img src="figures/ha_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.30: </span><span -class="content">Half Adder circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9300230 --> - -<!--l. 343--><p class="indent" > </div><hr class="endfigure"> -<!--l. 345--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300331"></a> +><span class="id">Figure 9.26: </span><span +class="content">Half Adder circuit Netlist Generation</span></div><!--tex4ht:label?: x1-7700226 --> + <!--l. 413--><p class="noindent" ></div><hr class="endfigure"> - -<!--l. 347--><p class="noindent" ><img + </li> + <li class="itemize">Convert KiCad to Ngspice: After creating KiCad netlist click on KiCad-Ngspice + converter button.<br +class="newline" /> + <!--l. 420--><p class="noindent" >This will open converter window where you can enter details of Analysis, Source values, + Ngspice model and Subcircuit. + <!--l. 422--><p class="noindent" ><hr class="figure"><div class="figure" +><a + id="x1-7700727"></a> <a + id="x1-77003r1"></a> <img src="figures/ha_analysistab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.31: </span><span -class="content">Half Adder Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9300331 --> - -<!--l. 350--><p class="indent" > </div><hr class="endfigure"> -<!--l. 352--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300432"></a> - - -<!--l. 354--><p class="noindent" ><img + <span +class="cmr-9">(a)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Adder</span> + <span +class="cmr-9">Analysis</span> <a + id="x1-77004r2"></a> <img src="figures/ha_sourcedetailstab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.32: </span><span -class="content">Half Adder Source Details</span></div><!--tex4ht:label?: x1-9300432 --> - -<!--l. 357--><p class="indent" > </div><hr class="endfigure"> -<!--l. 359--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300533"></a> - - -<!--l. 361--><p class="noindent" ><img + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Adder</span> + <span +class="cmr-9">Source</span> + <span +class="cmr-9">Details</span> +<a + id="x1-77005r3"></a> +<!--l. 432--><p class="noindent" > <img src="figures/ha_ngspicemodeltab.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.33: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300533 --> - -<!--l. 364--><p class="indent" > </div><hr class="endfigure"> -<!--l. 366--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300634"></a> - - -<!--l. 368--><p class="noindent" ><img +<span +class="cmr-9">(c)</span> +<span +class="cmr-9">Half</span> +<span +class="cmr-9">Adder</span> +<span +class="cmr-9">Ngspice</span> +<span +class="cmr-9">Model</span> <a + id="x1-77006r4"></a> <img src="figures/ha_subcircuitstab.png" alt="PIC" > + <span +class="cmr-9">(d)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Adder</span> + <span +class="cmr-9">Subcircuit</span> + <span +class="cmr-9">Model</span> <br /> <div class="caption" -><span class="id">Figure A.34: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300634 --> - -<!--l. 371--><p class="indent" > </div><hr class="endfigure"> -<!--l. 373--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300735"></a> - - -<!--l. 375--><p class="noindent" ><img -src="figures/ha_ngspiceplot.png" alt="PIC" +><span class="id">Figure 9.27: </span><span +class="content">Analysis, Source, Ngspice Model and Subcircuit tab</span></div><!--tex4ht:label?: x1-7700727 --> + <!--l. 437--><p class="noindent" ></div><hr class="endfigure"> + <!--l. 439--><p class="noindent" >Subcircuit of Half Adder in Fig. <a +href="#x1-7700828">9.28<!--tex4ht:ref: ha_sub --></a> <hr class="figure"><div class="figure" +><a + id="x1-7700828"></a> <img +src="figures/ha_sub.png" alt="PIC" > <br /> <div class="caption" -><span class="id">Figure A.35: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300735 --> - -<!--l. 378--><p class="indent" > </div><hr class="endfigure"> -<!--l. 380--><p class="indent" > <hr class="figure"><div class="figure" -> - -<a - id="x1-9300836"></a> +><span class="id">Figure 9.28: </span><span +class="content">Half Adder Subcircuit</span></div><!--tex4ht:label?: x1-7700828 --> + <!--l. 445--><p class="noindent" ></div><hr class="endfigure"> - -<!--l. 382--><p class="noindent" ><img + </li> + <li class="itemize">Simulation: Once the KiCad-Ngspice converter runs successfully, you can run + simulation by clicking the simulation button in the toolbar. <hr class="figure"><div class="figure" +><a + id="x1-7701129"></a> <a + id="x1-77009r1"></a> <img +src="figures/ha_ngspiceplot.png" alt="PIC" +> +<span +class="cmr-9">(a)</span> +<span +class="cmr-9">Half</span> +<span +class="cmr-9">Adder</span> +<span +class="cmr-9">Ngspice</span> +<span +class="cmr-9">Plot</span> <a + id="x1-77010r2"></a> <img src="figures/ha_pythonplot.png" alt="PIC" > -<br /> <div class="caption" -><span class="id">Figure A.36: </span><span -class="content">Python Plot of Half Adder Circuit</span></div><!--tex4ht:label?: x1-9300836 --> - -<!--l. 385--><p class="indent" > </div><hr class="endfigure"> - -<!--l. 1--><p class="indent" > + <span +class="cmr-9">(b)</span> + <span +class="cmr-9">Half</span> + <span +class="cmr-9">Adder</span> + <span +class="cmr-9">Python</span> + <span +class="cmr-9">Plot</span> +<br /> <div class="caption" +><span class="id">Figure 9.29: </span><span +class="content">Half Adder Simulation Output</span></div><!--tex4ht:label?: x1-7701129 --> + <!--l. 459--><p class="noindent" ></div><hr class="endfigure"> + </li></ul> <h2 class="likechapterHead"><a - id="x1-94000A.1.5"></a>References</h2><a - id="Q1-1-206"></a> + id="x1-780009.1.5"></a>References</h2><a + id="Q1-1-166"></a> <div class="thebibliography"> <p class="bibitem" ><span class="biblabel"> [1]<span class="bibsp">   </span></span><a @@ -4133,7 +3554,7 @@ class="cmti-10x-x-109">Applications</span>. Oxford University Press, 2009. Technology,” <span class="cmti-10x-x-109">CSI Communications</span>, vol. 35, no. 6, pp. 10–12, September 2011, available at <a -href="http://spoken-tutorial.org/CSI.pdf" class="url" >http://spoken-_tutorial.org/CSI.pdf</a>. +href="http://spoken-tutorial.org/CSI.pdf" class="url" >http://spoken-tutorial.org/CSI.pdf</a>. </p> <p class="bibitem" ><span class="biblabel"> [3]<span class="bibsp">   </span></span><a @@ -4144,7 +3565,7 @@ href="http://www.scilab.org/" class="url" >http://www.scilab.org/</a> [4]<span class="bibsp">   </span></span><a id="XGARUDA"></a>(2013, May). [Online]. Available: <a -href="http://scilab-test.garudaindia.in/scilab_in/,
http://scilab-test.garudaindia.in/cloud" class="url" >http://scilab-_test.garudaindia.in/scilab_in/,_http://scilab-_test.garudaindia.in/cloud</a> +href="http://scilab-test.garudaindia.in/scilab_in/,
http://scilab-test.garudaindia.in/cloud" class="url" >http://scilab-test.garudaindia.in/scilab_in/,http://scilab-test.garudaindia.in/cloud</a> </p> <p class="bibitem" ><span class="biblabel"> [5]<span class="bibsp">   </span></span><a @@ -4185,13 +3606,13 @@ href="http://en.wikipedia.org/wiki/Electronic_design_automation" class="url" >ht [10]<span class="bibsp">   </span></span><a id="Xsynaptic"></a>(2013, May) Synaptic Package Manager Spoken Tutorial. [Online]. Available: <a -href="http://www.spoken-tutorial.org/list_videos?view=1&foss=Linux&language=English" class="url" >http://www.spoken-_tutorial.org/list_videos?view=1&foss=Linux&language=English</a> +href="http://www.spoken-tutorial.org/list_videos?view=1&foss=Linux&language=English" class="url" >http://www.spoken-tutorial.org/list_videos?view=1&foss=Linux&language=English</a> </p> <p class="bibitem" ><span class="biblabel"> [11]<span class="bibsp">   </span></span><a id="Xeeschema"></a>(2013, May). [Online]. Available: <a -href="http://www.kicad-pcb.org/display/KICAD/KiCad+EDA+Software+Suite" class="url" >http://www.kicad-_pcb.org/display/KICAD/KiCad+EDA+Software+Suite</a> +href="http://www.kicad-pcb.org/display/KICAD/KiCad+EDA+Software+Suite" class="url" >http://www.kicad-pcb.org/display/KICAD/KiCad+EDA+Software+Suite</a> </p> <p class="bibitem" ><span class="biblabel"> [12]<span class="bibsp">   </span></span><a @@ -4213,7 +3634,7 @@ class="cmti-10x-x-109">SPICE Circuit Handbook</span>. New York: [15]<span class="bibsp">   </span></span><a id="Xkicad"></a>J.-P. Charras and F. Tappero. (2013, May). [Online]. Available: <a -href="http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation" class="url" >http://www.kicad-_pcb.org/display/KICAD/KiCad+Documentation</a> +href="http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation" class="url" >http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation</a> </p> <p class="bibitem" ><span class="biblabel"> @@ -4221,13 +3642,13 @@ href="http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation" class="url" >h id="Xkicad2"></a>D. Jahshan and P. Hutchinson. (2013, May). [Online]. Available: <a href="http://bazaar.launchpad.net/~kicad-developers/kicad/doc/files/head:/doc/tutorials/" class="url" >http://bazaar.launchpad.net/<span -class="cmsy-8">∼</span>kicad-_developers/kicad/doc/files/head:/doc/tutorials/</a> +class="cmsy-8">∼</span>kicad-developers/kicad/doc/files/head:/doc/tutorials/</a> </p> <p class="bibitem" ><span class="biblabel"> [17]<span class="bibsp">   </span></span><a id="Xngspice"></a>P. Nenzi and H. Vogt. (2013) Ngspice users manual version 25plus. [Online]. Available: <a -href="http://ngspice.sourceforge.net/docs/ngspice-manual.pdf" class="url" >http://ngspice.sourceforge.net/docs/ngspice-_manual.pdf</a> +href="http://ngspice.sourceforge.net/docs/ngspice-manual.pdf" class="url" >http://ngspice.sourceforge.net/docs/ngspice-manual.pdf</a> </p> <p class="bibitem" ><span class="biblabel"> [18]<span class="bibsp">   </span></span><a @@ -4239,7 +3660,7 @@ class="cmti-10x-x-109">TUGboat</span>, <p class="bibitem" ><span class="biblabel"> [19]<span class="bibsp">   </span></span><a id="Xst"></a>(2013, May). [Online]. Available: <a -href="http://www.spoken-tutorial.org/" class="url" >http://www.spoken-_tutorial.org/</a> +href="http://www.spoken-tutorial.org/" class="url" >http://www.spoken-tutorial.org/</a> </p> <p class="bibitem" ><span class="biblabel"> [20]<span class="bibsp">   </span></span><a diff --git a/src/browser/pages/User-Manual/figures/RC1.png b/src/browser/pages/User-Manual/figures/RC1.png Binary files differdeleted file mode 100644 index 1cd9d377..00000000 --- a/src/browser/pages/User-Manual/figures/RC1.png +++ /dev/null diff --git a/src/browser/pages/User-Manual/figures/Screenshot from 2015-08-21 20:49:35.png b/src/browser/pages/User-Manual/figures/Screenshot from 2015-08-21 20:49:35.png Binary files differnew file mode 100644 index 00000000..395ca470 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/Screenshot from 2015-08-21 20:49:35.png diff --git a/src/browser/pages/User-Manual/figures/afterplace.png b/src/browser/pages/User-Manual/figures/afterplace.png Binary files differindex cf8d8313..273341be 100644 --- a/src/browser/pages/User-Manual/figures/afterplace.png +++ b/src/browser/pages/User-Manual/figures/afterplace.png diff --git a/src/browser/pages/User-Manual/figures/anno.png b/src/browser/pages/User-Manual/figures/anno.png Binary files differindex 015b6343..bbd312bb 100644 --- a/src/browser/pages/User-Manual/figures/anno.png +++ b/src/browser/pages/User-Manual/figures/anno.png diff --git a/src/browser/pages/User-Manual/figures/blockdiagram.png b/src/browser/pages/User-Manual/figures/blockdiagram.png Binary files differindex ab06d444..5393ba77 100644 --- a/src/browser/pages/User-Manual/figures/blockdiagram.png +++ b/src/browser/pages/User-Manual/figures/blockdiagram.png diff --git a/src/browser/pages/User-Manual/figures/capacitor.png b/src/browser/pages/User-Manual/figures/capacitor.png Binary files differnew file mode 100644 index 00000000..738e0758 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/capacitor.png diff --git a/src/browser/pages/User-Manual/figures/createsubcktsch.png b/src/browser/pages/User-Manual/figures/createsubcktsch.png Binary files differnew file mode 100644 index 00000000..64daf75a --- /dev/null +++ b/src/browser/pages/User-Manual/figures/createsubcktsch.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_analysistab.png Binary files differnew file mode 100644 index 00000000..d0ad4d4c --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_chematic.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_chematic.png Binary files differnew file mode 100644 index 00000000..97a96dc2 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_chematic.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_devicemodelingtab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_devicemodelingtab.png Binary files differnew file mode 100644 index 00000000..e860cae8 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_devicemodelingtab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_netlistgeneration.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_netlistgeneration.png Binary files differnew file mode 100644 index 00000000..82679419 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_netlistgeneration.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_ngspiceplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_ngspiceplot.png Binary files differnew file mode 100644 index 00000000..b2bd7c7b --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_ngspiceplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_pythonplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_pythonplot.png Binary files differnew file mode 100644 index 00000000..7acea109 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_pythonplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_sourcedetailstab.png Binary files differnew file mode 100644 index 00000000..05ec3c0a --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/hwr/hwr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_analysistab.png Binary files differnew file mode 100644 index 00000000..a3f0143b --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_netlistgeneration.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_netlistgeneration.png Binary files differnew file mode 100644 index 00000000..7da86a74 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_netlistgeneration.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_ngspiceplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_ngspiceplot.png Binary files differnew file mode 100644 index 00000000..9c076242 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_ngspiceplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_pythonplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_pythonplot.png Binary files differnew file mode 100644 index 00000000..3c588723 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_pythonplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_schematic.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_schematic.png Binary files differnew file mode 100644 index 00000000..064ab5e3 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_schematic.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_sourcedetailstab.png Binary files differnew file mode 100644 index 00000000..1437dbe4 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_subcircuitstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_subcircuitstab.png Binary files differnew file mode 100644 index 00000000..f47f5bb0 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/ia/ia_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_analysistab.png Binary files differnew file mode 100644 index 00000000..22ca91ea --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_devicemodelingtab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_devicemodelingtab.png Binary files differnew file mode 100644 index 00000000..8819c628 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_devicemodelingtab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_netlistgeneration.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_netlistgeneration.png Binary files differnew file mode 100644 index 00000000..01910fde --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_netlistgeneration.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_ngspiceplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_ngspiceplot.png Binary files differnew file mode 100644 index 00000000..a8ad5efd --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_ngspiceplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_pythonplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_pythonplot.png Binary files differnew file mode 100644 index 00000000..7b23ab90 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_pythonplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_schematic.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_schematic.png Binary files differnew file mode 100644 index 00000000..1926dddf --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_schematic.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_sourcedetailstab.png Binary files differnew file mode 100644 index 00000000..43c25a60 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_subcircuitstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_subcircuitstab.png Binary files differnew file mode 100644 index 00000000..0e30a855 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/pr/pr_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_analysistab.png Binary files differnew file mode 100644 index 00000000..8642dfbe --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_netlistgeneration.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_netlistgeneration.png Binary files differnew file mode 100644 index 00000000..8b0354d6 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_netlistgeneration.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_ngspiceplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_ngspiceplot.png Binary files differnew file mode 100644 index 00000000..5640e2ec --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_ngspiceplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_pythonplot.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_pythonplot.png Binary files differnew file mode 100644 index 00000000..011b0dd7 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_pythonplot.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_schematic.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_schematic.png Binary files differnew file mode 100644 index 00000000..5b62113b --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_schematic.png diff --git a/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_sourcedetailstab.png Binary files differnew file mode 100644 index 00000000..1506d2fd --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/bkp/rc/rc_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ha/ha_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/ha/ha_analysistab.png Binary files differindex 923b28ee..1363268e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ha/ha_analysistab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ha/ha_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ha/ha_ngspicemodeltab.png b/src/browser/pages/User-Manual/figures/documentation/ha/ha_ngspicemodeltab.png Binary files differindex 906ea6eb..b180cd9b 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ha/ha_ngspicemodeltab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ha/ha_ngspicemodeltab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ha/ha_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/ha/ha_sourcedetailstab.png Binary files differindex 2bd60bb9..44f074b3 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ha/ha_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ha/ha_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ha/ha_subcircuitstab.png b/src/browser/pages/User-Manual/figures/documentation/ha/ha_subcircuitstab.png Binary files differindex 9a50924f..26a87b2e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ha/ha_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ha/ha_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_analysistab.png Binary files differindex d0ad4d4c..1363268e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_analysistab.png +++ b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_devicemodellingtab.png b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_devicemodellingtab.png Binary files differnew file mode 100644 index 00000000..7518c1fd --- /dev/null +++ b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_devicemodellingtab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_sourcedetailstab.png Binary files differindex 05ec3c0a..d8ccad48 100644 --- a/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/hwr/hwr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ia/ia_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/ia/ia_analysistab.png Binary files differindex a3f0143b..1363268e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ia/ia_analysistab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ia/ia_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ia/ia_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/ia/ia_sourcedetailstab.png Binary files differindex 1437dbe4..d8ccad48 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ia/ia_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ia/ia_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/ia/ia_subcircuitstab.png b/src/browser/pages/User-Manual/figures/documentation/ia/ia_subcircuitstab.png Binary files differindex f47f5bb0..9b39d8bc 100644 --- a/src/browser/pages/User-Manual/figures/documentation/ia/ia_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/ia/ia_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/pr/pr_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/pr/pr_analysistab.png Binary files differindex 22ca91ea..1363268e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/pr/pr_analysistab.png +++ b/src/browser/pages/User-Manual/figures/documentation/pr/pr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/pr/pr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/pr/pr_sourcedetailstab.png Binary files differindex 43c25a60..e8a08aa9 100644 --- a/src/browser/pages/User-Manual/figures/documentation/pr/pr_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/pr/pr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/pr/pr_subcircuitstab.png b/src/browser/pages/User-Manual/figures/documentation/pr/pr_subcircuitstab.png Binary files differindex 0e30a855..9b39d8bc 100644 --- a/src/browser/pages/User-Manual/figures/documentation/pr/pr_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/pr/pr_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/rc/rc_analysistab.png b/src/browser/pages/User-Manual/figures/documentation/rc/rc_analysistab.png Binary files differindex 8642dfbe..1363268e 100644 --- a/src/browser/pages/User-Manual/figures/documentation/rc/rc_analysistab.png +++ b/src/browser/pages/User-Manual/figures/documentation/rc/rc_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/documentation/rc/rc_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/documentation/rc/rc_sourcedetailstab.png Binary files differindex 1506d2fd..d8ccad48 100644 --- a/src/browser/pages/User-Manual/figures/documentation/rc/rc_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/documentation/rc/rc_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/erc1.png b/src/browser/pages/User-Manual/figures/erc1.png Binary files differindex d05e4415..360d7beb 100644 --- a/src/browser/pages/User-Manual/figures/erc1.png +++ b/src/browser/pages/User-Manual/figures/erc1.png diff --git a/src/browser/pages/User-Manual/figures/erc2.png b/src/browser/pages/User-Manual/figures/erc2.png Binary files differnew file mode 100644 index 00000000..d20863e7 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/erc2.png diff --git a/src/browser/pages/User-Manual/figures/erc3.png b/src/browser/pages/User-Manual/figures/erc3.png Binary files differnew file mode 100644 index 00000000..7e43fc0c --- /dev/null +++ b/src/browser/pages/User-Manual/figures/erc3.png diff --git a/src/browser/pages/User-Manual/figures/esim-subckt.png b/src/browser/pages/User-Manual/figures/esim-subckt.png Binary files differnew file mode 100644 index 00000000..c20e01fc --- /dev/null +++ b/src/browser/pages/User-Manual/figures/esim-subckt.png diff --git a/src/browser/pages/User-Manual/figures/guitoolbar.png b/src/browser/pages/User-Manual/figures/guitoolbar.png Binary files differnew file mode 100644 index 00000000..b511da11 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/guitoolbar.png diff --git a/src/browser/pages/User-Manual/figures/ha_analysistab.png b/src/browser/pages/User-Manual/figures/ha_analysistab.png Binary files differindex 923b28ee..cfdb6b03 100644 --- a/src/browser/pages/User-Manual/figures/ha_analysistab.png +++ b/src/browser/pages/User-Manual/figures/ha_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/ha_ngspicemodeltab.png b/src/browser/pages/User-Manual/figures/ha_ngspicemodeltab.png Binary files differindex 906ea6eb..65f3f764 100644 --- a/src/browser/pages/User-Manual/figures/ha_ngspicemodeltab.png +++ b/src/browser/pages/User-Manual/figures/ha_ngspicemodeltab.png diff --git a/src/browser/pages/User-Manual/figures/ha_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/ha_sourcedetailstab.png Binary files differindex 2bd60bb9..8794de22 100644 --- a/src/browser/pages/User-Manual/figures/ha_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/ha_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/ha_sub.png b/src/browser/pages/User-Manual/figures/ha_sub.png Binary files differnew file mode 100644 index 00000000..0eae4f43 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/ha_sub.png diff --git a/src/browser/pages/User-Manual/figures/ha_subcircuitstab.png b/src/browser/pages/User-Manual/figures/ha_subcircuitstab.png Binary files differindex 9a50924f..670a7ddd 100644 --- a/src/browser/pages/User-Manual/figures/ha_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/ha_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/hwr_analysistab.png b/src/browser/pages/User-Manual/figures/hwr_analysistab.png Binary files differindex d0ad4d4c..cfdb6b03 100644 --- a/src/browser/pages/User-Manual/figures/hwr_analysistab.png +++ b/src/browser/pages/User-Manual/figures/hwr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/hwr_chematic.png b/src/browser/pages/User-Manual/figures/hwr_chematic.png Binary files differnew file mode 100644 index 00000000..97a96dc2 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/hwr_chematic.png diff --git a/src/browser/pages/User-Manual/figures/hwr_devicemodelingtab.png b/src/browser/pages/User-Manual/figures/hwr_devicemodelingtab.png Binary files differindex e860cae8..a78815c8 100644 --- a/src/browser/pages/User-Manual/figures/hwr_devicemodelingtab.png +++ b/src/browser/pages/User-Manual/figures/hwr_devicemodelingtab.png diff --git a/src/browser/pages/User-Manual/figures/hwr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/hwr_sourcedetailstab.png Binary files differindex 05ec3c0a..de0bd34d 100644 --- a/src/browser/pages/User-Manual/figures/hwr_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/hwr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/ia_analysistab.png b/src/browser/pages/User-Manual/figures/ia_analysistab.png Binary files differindex a3f0143b..cfdb6b03 100644 --- a/src/browser/pages/User-Manual/figures/ia_analysistab.png +++ b/src/browser/pages/User-Manual/figures/ia_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/ia_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/ia_sourcedetailstab.png Binary files differindex 1437dbe4..de0bd34d 100644 --- a/src/browser/pages/User-Manual/figures/ia_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/ia_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/ia_sub.png b/src/browser/pages/User-Manual/figures/ia_sub.png Binary files differnew file mode 100644 index 00000000..41fcc0f7 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/ia_sub.png diff --git a/src/browser/pages/User-Manual/figures/ia_subcircuitstab.png b/src/browser/pages/User-Manual/figures/ia_subcircuitstab.png Binary files differindex f47f5bb0..cf8a5b51 100644 --- a/src/browser/pages/User-Manual/figures/ia_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/ia_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/lefttoolbar.png b/src/browser/pages/User-Manual/figures/lefttoolbar.png Binary files differnew file mode 100644 index 00000000..49434a61 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/lefttoolbar.png diff --git a/src/browser/pages/User-Manual/figures/libraries.png b/src/browser/pages/User-Manual/figures/libraries.png Binary files differnew file mode 100644 index 00000000..3241a498 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/libraries.png diff --git a/src/browser/pages/User-Manual/figures/maingui.png b/src/browser/pages/User-Manual/figures/maingui.png Binary files differindex 809d69fb..90113f85 100644 --- a/src/browser/pages/User-Manual/figures/maingui.png +++ b/src/browser/pages/User-Manual/figures/maingui.png diff --git a/src/browser/pages/User-Manual/figures/modeledit.png b/src/browser/pages/User-Manual/figures/modeledit.png Binary files differindex d55803b1..8110ff47 100644 --- a/src/browser/pages/User-Manual/figures/modeledit.png +++ b/src/browser/pages/User-Manual/figures/modeledit.png diff --git a/src/browser/pages/User-Manual/figures/modeleditor.png b/src/browser/pages/User-Manual/figures/modeleditor.png Binary files differindex 54654109..f891065d 100644 --- a/src/browser/pages/User-Manual/figures/modeleditor.png +++ b/src/browser/pages/User-Manual/figures/modeleditor.png diff --git a/src/browser/pages/User-Manual/figures/modeleditor_new.png b/src/browser/pages/User-Manual/figures/modeleditor_new.png Binary files differindex 6114ca7a..f6b7aed6 100644 --- a/src/browser/pages/User-Manual/figures/modeleditor_new.png +++ b/src/browser/pages/User-Manual/figures/modeleditor_new.png diff --git a/src/browser/pages/User-Manual/figures/newsubcktschematic.png b/src/browser/pages/User-Manual/figures/newsubcktschematic.png Binary files differnew file mode 100644 index 00000000..351cb5b2 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/newsubcktschematic.png diff --git a/src/browser/pages/User-Manual/figures/port_lib.png b/src/browser/pages/User-Manual/figures/port_lib.png Binary files differnew file mode 100644 index 00000000..1e84eb12 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/port_lib.png diff --git a/src/browser/pages/User-Manual/figures/pr_analysistab.png b/src/browser/pages/User-Manual/figures/pr_analysistab.png Binary files differindex 22ca91ea..cfdb6b03 100644 --- a/src/browser/pages/User-Manual/figures/pr_analysistab.png +++ b/src/browser/pages/User-Manual/figures/pr_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/pr_devicemodelingtab.png b/src/browser/pages/User-Manual/figures/pr_devicemodelingtab.png Binary files differindex 8819c628..df999110 100644 --- a/src/browser/pages/User-Manual/figures/pr_devicemodelingtab.png +++ b/src/browser/pages/User-Manual/figures/pr_devicemodelingtab.png diff --git a/src/browser/pages/User-Manual/figures/pr_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/pr_sourcedetailstab.png Binary files differindex 43c25a60..de0bd34d 100644 --- a/src/browser/pages/User-Manual/figures/pr_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/pr_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/pr_subcircuitstab.png b/src/browser/pages/User-Manual/figures/pr_subcircuitstab.png Binary files differindex 0e30a855..cf8a5b51 100644 --- a/src/browser/pages/User-Manual/figures/pr_subcircuitstab.png +++ b/src/browser/pages/User-Manual/figures/pr_subcircuitstab.png diff --git a/src/browser/pages/User-Manual/figures/rc1.png b/src/browser/pages/User-Manual/figures/rc1.png Binary files differnew file mode 100644 index 00000000..b2dd7f04 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc1.png diff --git a/src/browser/pages/User-Manual/figures/rc2.png b/src/browser/pages/User-Manual/figures/rc2.png Binary files differnew file mode 100644 index 00000000..8275f1de --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc2.png diff --git a/src/browser/pages/User-Manual/figures/rc_analysistab.png b/src/browser/pages/User-Manual/figures/rc_analysistab.png Binary files differindex 8642dfbe..92a3e361 100644 --- a/src/browser/pages/User-Manual/figures/rc_analysistab.png +++ b/src/browser/pages/User-Manual/figures/rc_analysistab.png diff --git a/src/browser/pages/User-Manual/figures/rc_comp.png b/src/browser/pages/User-Manual/figures/rc_comp.png Binary files differnew file mode 100644 index 00000000..9dc3a886 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_comp.png diff --git a/src/browser/pages/User-Manual/figures/rc_complete1.png b/src/browser/pages/User-Manual/figures/rc_complete1.png Binary files differnew file mode 100644 index 00000000..9ff67abd --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_complete1.png diff --git a/src/browser/pages/User-Manual/figures/rc_component.png b/src/browser/pages/User-Manual/figures/rc_component.png Binary files differnew file mode 100644 index 00000000..5bb32cf9 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_component.png diff --git a/src/browser/pages/User-Manual/figures/rc_ki2ng.png b/src/browser/pages/User-Manual/figures/rc_ki2ng.png Binary files differnew file mode 100644 index 00000000..b506c6d2 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_ki2ng.png diff --git a/src/browser/pages/User-Manual/figures/rc_plot.png b/src/browser/pages/User-Manual/figures/rc_plot.png Binary files differnew file mode 100644 index 00000000..72c40016 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_plot.png diff --git a/src/browser/pages/User-Manual/figures/rc_pwr.png b/src/browser/pages/User-Manual/figures/rc_pwr.png Binary files differnew file mode 100644 index 00000000..4d546a09 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_pwr.png diff --git a/src/browser/pages/User-Manual/figures/rc_sourcedetailstab.png b/src/browser/pages/User-Manual/figures/rc_sourcedetailstab.png Binary files differindex 1506d2fd..de0bd34d 100644 --- a/src/browser/pages/User-Manual/figures/rc_sourcedetailstab.png +++ b/src/browser/pages/User-Manual/figures/rc_sourcedetailstab.png diff --git a/src/browser/pages/User-Manual/figures/rc_wire.png b/src/browser/pages/User-Manual/figures/rc_wire.png Binary files differnew file mode 100644 index 00000000..d950f297 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rc_wire.png diff --git a/src/browser/pages/User-Manual/figures/resistor.png b/src/browser/pages/User-Manual/figures/resistor.png Binary files differnew file mode 100644 index 00000000..53f37c90 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/resistor.png diff --git a/src/browser/pages/User-Manual/figures/rightoolbar.png b/src/browser/pages/User-Manual/figures/rightoolbar.png Binary files differnew file mode 100644 index 00000000..fbc6a364 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/rightoolbar.png diff --git a/src/browser/pages/User-Manual/figures/schematic1.png b/src/browser/pages/User-Manual/figures/schematic1.png Binary files differnew file mode 100644 index 00000000..d473bfc0 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/schematic1.png diff --git a/src/browser/pages/User-Manual/figures/schemfin.png b/src/browser/pages/User-Manual/figures/schemfin.png Binary files differindex 7a307de9..74f733c2 100644 --- a/src/browser/pages/User-Manual/figures/schemfin.png +++ b/src/browser/pages/User-Manual/figures/schemfin.png diff --git a/src/browser/pages/User-Manual/figures/subcirciut_window.png b/src/browser/pages/User-Manual/figures/subcirciut_window.png Binary files differnew file mode 100644 index 00000000..ed711297 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/subcirciut_window.png diff --git a/src/browser/pages/User-Manual/figures/subcktnewcomp.png b/src/browser/pages/User-Manual/figures/subcktnewcomp.png Binary files differnew file mode 100644 index 00000000..6501ede6 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/subcktnewcomp.png diff --git a/src/browser/pages/User-Manual/figures/toptoolbar.png b/src/browser/pages/User-Manual/figures/toptoolbar.png Binary files differnew file mode 100644 index 00000000..ced36a16 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/toptoolbar.png diff --git a/src/browser/pages/User-Manual/figures/wire1.png b/src/browser/pages/User-Manual/figures/wire1.png Binary files differindex 5d4be4ec..a5edb034 100644 --- a/src/browser/pages/User-Manual/figures/wire1.png +++ b/src/browser/pages/User-Manual/figures/wire1.png diff --git a/src/browser/pages/User-Manual/figures/wirefin.png b/src/browser/pages/User-Manual/figures/wirefin.png Binary files differindex 5db70924..463dc84f 100644 --- a/src/browser/pages/User-Manual/figures/wirefin.png +++ b/src/browser/pages/User-Manual/figures/wirefin.png |
