summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub
diff options
context:
space:
mode:
Diffstat (limited to 'library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub')
-rw-r--r--library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub14
1 files changed, 14 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub b/library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub
new file mode 100644
index 00000000..3d3a66d3
--- /dev/null
+++ b/library/SubcircuitLibrary/esim_ic_files/sn54als133/3_nor.sub
@@ -0,0 +1,14 @@
+* Subcircuit 3_nor
+.subckt 3_nor net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_
+* c:\users\shanthipriya\desktop\madeeasy\fossee\esim\library\subcircuitlibrary\3_nor\3_nor.cir
+* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_nor
+* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_nor
+a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
+a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u2 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u3 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Control Statements
+
+.ends 3_nor \ No newline at end of file